API-based verification: Effective reuse of verification environment components
Bipin Patel & Manzil Shah (eInfochips)
EDN -February 22, 2017
Verification using various methodologies has become popular as it saves VE development time. Even more time can be saved if we think of possible reuse of various VE components when defining the VE architecture. The reuse of VE components at different levels is crucial to time-saving during design verification, with applications comprising block, cluster/subsystem, chip, or SoC levels, and can also result in huge time savings during post-silicon lab validation.
This paper talks about an API- (Application Program Interface) based verification approach that can be adopted for a whole segment of ASIC applications.
Let’s focus on design blocks B1, B2, and B3 of the example SoC in Figure 1. These blocks are interconnected using unique interfaces and each one of them is to be verified independently at the block level followed by cluster and chip levels.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related White Papers
- Are we too Hard for Agile?
- Supporting hardware assisted verification with synthesizable assertions
- Digital Signal Processing (DSP) Verification
- Verification care abouts for SoC internal channel characterization using an ADC
Latest White Papers
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity
- Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor