Analysis: Tensilica's D1 Video Engine
Tensilica is now offering a high-performance licensable video engine capable of MPEG-4 ASP encoding at D1 resolution. The processor is called the Diamond 388VDO, and it's one of four new dual-core "VDO" video engines from Tensilica. The 388VDO is the highest-performance member of the quartet and supports a variety of video codec standards at resolutions up to D1 (i.e., standard definition television). Target applications include chips for mobile handsets and personal media players.
The 388VDO incorporates two heterogeneous processor cores, each of which is configured to support different types of processing. One core supports 16- and 8-way SIMD operations and is optimized for the highly data-parallel processing that's characteristic of tasks like motion compensation and transforms; this core is called the "pixel processor." The other is optimized for the sequential processing needed for decision-making and bitstream unpacking; this core is called the "stream processor."
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Creating multi-standard, multi-resolution video engines using configurable processors
- Anatomy of a hardware video codec
- Analysis: ARC's Configurable Video Subsystems
- A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoC
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience