Analysis: Tensilica's D1 Video Engine
Tensilica is now offering a high-performance licensable video engine capable of MPEG-4 ASP encoding at D1 resolution. The processor is called the Diamond 388VDO, and it's one of four new dual-core "VDO" video engines from Tensilica. The 388VDO is the highest-performance member of the quartet and supports a variety of video codec standards at resolutions up to D1 (i.e., standard definition television). Target applications include chips for mobile handsets and personal media players.
The 388VDO incorporates two heterogeneous processor cores, each of which is configured to support different types of processing. One core supports 16- and 8-way SIMD operations and is optimized for the highly data-parallel processing that's characteristic of tasks like motion compensation and transforms; this core is called the "pixel processor." The other is optimized for the sequential processing needed for decision-making and bitstream unpacking; this core is called the "stream processor."
To read the full article, click here
Related Semiconductor IP
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- PUF FPGA-Xilinx Premium with key wrap
- ASIL-B Ready PUF Hardware Premium with key wrap and certification support
- ASIL-B Ready PUF Hardware Base
- PUF Software Premium with key wrap and certification support
Related White Papers
- Creating multi-standard, multi-resolution video engines using configurable processors
- Analysis: ARC's Configurable Video Subsystems
- A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoC
- Using code-coverage analysis to verify 2D graphic engines in automotive apps
Latest White Papers
- Boosting RISC-V SoC performance for AI and ML applications
- e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications
- How to design secure SoCs, Part II: Key Management
- Seven Key Advantages of Implementing eFPGA with Soft IP vs. Hard IP
- Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU