Revisiting the analogue video decoder: Brushing up on your comb filters
Daniel Ogilvie, SingMai Electronics
EDN (July 11, 2012)
The basic function of the video decoder is to accept analogue video from a wide variety of sources such as broadcast, DVD players, cameras and video cassette recorders, in either NTSC or PAL format and still occasionally SECAM, separate it into its component parts, luminance and chrominance, and output it in some digital video standard, usually BT656, a multiplexed Y/Cb/Cr video format with embedded timing signals running at a clock rate of 27MHz.
Most major semiconductor companies, for example Texas Instruments, NXP (formerly Philips Semiconductors) and Analog Devices, and a large number of smaller companies manufacture an analogue video decoder. In addition many companies have integrated this function into SoC (System on Chip) integrated circuits.
With such a large number of video decoders in the market it might seem an unnecessary indulgence to spend time looking again at the design of this fundamental but apparently obsolete building block, and certainly new designs are not appearing on the market and haven't done so for three or four years.
To read the full article, click here
Related Semiconductor IP
- High quality, low latency, secure video decoder for the transmission of HD video
- H.264 Audio & Video Decoder IP
- High quality video decoder IP Core with 3D comb filter and supporting fixed rate sampling
- 4K/ 8K LCEVC Video Decoder
- Multi-format video decoder IP Core
Related White Papers
- Analogue heaven
- Consumer IC Advances -> Christmas list: tricks to enhance audio, video
- Testable SoCs : Test flow speeds up MP3 decoder development to eight weeks
- Emerging H.264 standard supports broadcast video encoding
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience