10 FPGA Design Techniques You Should Know

Adam Taylor, Head of Engineering Systems at E2V
7/14/2016 07:00 AM EDT -- EETimes

Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.

In this column we'll take a look at 10 I believe to be important and discuss why I feel this way.