Zoran expands audio DSP portfolio with Muzichord
Zoran expands audio DSP portfolio with Muzichord
By Darrell Dunn, EBN
October 6, 1999 (3:00 p.m. EST)
URL: http://www.eetimes.com/story/OEG19991006S0042
Zoran Corp. has expanded its audio DSP portfolio with the introduction of the Muzichord digital audio DSP core, nearly tripling the performance level of its previous generation devices. The Muzichord is a 32-bit, 150-MHz core, an increase from the company's 20-bit, 54-MHz ZR-36xxx and SR38xxx families. The new core and its peripherals are optimized for multimedia digital audio applications. The core integrates a data register file with nine 32-bit registers and three 72-bit accumulators, a single cycle 32-bit MAC, and a bi-directional 32-bit barrel shifter. Decoding functions currently available through Zoran's SiliconSoftware library for the Muzichord include decoding for AC-3, MPEG-1, MPEG-2, Dolby Surround, and Pro Logic. Encoding functions for AC-3 and MP3 are expected to be available soon, said Gadi Shavit, audio program manager for Zoran, Haifa, Israel. Zoran plans to have development tools for Muzichord available in the first qua rter of 2000, with evaluation samples expected in the second quarter.
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related News
- Retune DSP Multi-Microphone Beamforming and Echo Cancellation Now Available for Cadence Tensilica HiFi Audio DSPs
- Cadence Tensilica HiFi Audio DSP is the First DSP IP Core to Support Dolby Atmos for PCs
- Cadence Introduces the Tensilica HiFi 5 DSP, the First DSP Optimized for AI Speech and Audio Processing
- Dolby MS12 Multistream Decoder Now Supported and Approved on CEVA's Audio DSP
Latest News
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- ChipAgents Raises Oversubscribed $21M Series A to Redefine AI for Chip Design
- Zero ASIC announces release of Platypus heterogeneous eFPGA
- Arteris Selected by 2V Systems for IO Chiplet for Data Center
- Ceva Introduces Wi-Fi 7 1x1 Client IP to Power Smarter, More Responsive AI-Enabled IoT Devices and Emerging Physical AI Systems