Xilinx Announces Restructuring Plans
-- Xilinx, Inc. (Nasdaq: XLNX) announced restructuring measures designed to drive structural operating efficiencies across the Company. The Company expects to reduce its global workforce by up to 200 positions, or 6%, resulting in a pre-tax charge of approximately $11 to $13 million in the June quarter primarily related to severance pay expenses. Additionally, Xilinx is implementing other short-term cost savings including executive salary reductions and a broad-based employee salary freeze. As a result, Xilinx expects to generate cost and operating expense savings of approximately $4 to $5 million per quarter beginning in the June quarter. Restructuring charges will not impact the recently ended March quarter.
Over the longer term, the Company expects to implement further supply chain efficiencies resulting in additional restructuring charges totaling approximately $10 million over the September, December and March quarters of fiscal 2010. These efficiencies are expected to result in changes to the structure and location of certain global operations, which are expected to provide the Company with further cost savings over time.
Xilinx is currently in its quiet period, so an update to its business outlook will not be provided at this time. Further information concerning savings and costs related to the restructuring will be provided when the company announces March quarter results on April 22, 2009. Please visit the company's web site at www.investor.xilinx.com for information relating to the real-time audio broadcast.
About Xilinx
Xilinx, Inc. (NASDAQ: XLNX) is the worldwide leader of programmable logic solutions. Additional information about Xilinx is available at http://www.xilinx.com. Xilinx, the Xilinx logo, Virtex, Spartan, ISE, and other brands designated herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- UMC names new unit chairmen in restructuring effort
- MIPS Technologies Announces Restructuring and Updates First Quarter Guidance
- MIPS Technologies announces restructuring plan
- Transmeta Corporation Outlines Strategic Restructuring Plan; Growth Strategy to Focus on Licensing Intellectual Property
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development