Xilinx Enables Next Generation Networking & Telecom Systems by Delivering Traffic Management Solutions
XILINX and AMIRIX deliver reference designs for ingress and egress queuing
SAN JOSE, Calif., March 1, 2004 – Xilinx, Inc. (NASDAQ: XLNX), the world leader in programmable logic solutions and AMIRIX Systems, a leading provider of embedded systems design services, today announced a technology breakthrough for the metro and edge equipment markets. The collaboration between the two companies has created a readily available, free of charge, fully functional reference design that will allow queue management support from 256 to 64K per flow queues and segmentation and reassembly (SAR). Additionally, class-based Weighted Random Early Discard (WRED) has been addressed in this design to prevent queue congestion.
This design takes advantage of the Xilinx Virtex-II and Virtex-II Pro high density and high performance FPGA fabric, embedded memory, and SelectIO™ parallel I/O technology to deliver a flexible solution. Utilizing the Virtex-II Pro platform, this reference design allows for the fabric Maximum Transmission Unit (MTU) to configurable as 64 or 256 bytes. The queue manager interfaces directly with Xilinx’s mesh fabric reference design (via LocalLink) which was announced on February 17, 2004 and successfully demonstrated at the Intel Developers Forum in San Francisco.
"The Virtex-II Pro and the reference design forms an excellent traffic management platform which can be customized quickly to suit the needs of real world networking and telecom applications," said Bruce Oakley, director of embedded systems design at AMIRIX Systems.
“The SelectIO™ and PowerPC features in the Virtex-II Pro enable Xilinx to target markets such as metro and edge access with performance programmable solutions,” said Robert Bielby, senior director of Strategic Solutions Marketing at Xilinx. “The AMIRIX and Xilinx teams partnered together effectively to deliver this solution.”
Pricing and Availability
The Queue Manager Reference Design is free and fully documented. All documentation and design files are available free of charge and can be easily access after registering at the Xilinx website at http://www.xilinx.com/esp/networks_telecom/optical/xlnx_net/qmrd.htm.
Xilinx Online Resource for Traffic Management Solutions Design
In addition to providing high performance silicon, software, and IP, the Xilinx eSP web portal (www.xilinx.com/esp) is a proven resource for engineers with over seven million visits since its introduction. The latest segment of the eSP web portal is dedicated to accelerating the development of Traffic Management Solutions and optical networking products.
About AMIRIX
Founded in 1981, AMIRIX provides custom embedded systems design services for electronic product realization. Core capabilities include high performance board design and integration, programmable logic design, and embedded software design. AMIRIX solutions are flexible, time-to-market efficient, cost effective, and are found in defense, aerospace, medical applications and communications platforms. AMIRIX is also a Xilinx XPERTS Certified Diamond third party design partner. For more information, visit http://www.amirix.com/.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. Fore more information, visit www.xilinx.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Efinix® Titanium Ti180 FPGAs Now Available with LPDDR4x Memory, Delivering High-Speed, Energy Efficient Solutions for Space-Saving Intelligent Systems
- MontaVista Software Extends Support for ARM Architecture Targeting Telecom and Networking Markets
- CAST And Avery Design Systems Expand IP Partnership to Support Next Generation High-Bandwidth Automotive Networking And Control Systems
- Arasan announces the immediate availability of its 2nd Generation MIPI D-PHY for GlobalFoundries 22nm SoC Designs
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms