Xilinx CTO: FPGA can drive the crossover SoC
Peter Clarke, EETimes
2/2/2011 6:12 PM EST
SANTA CLARA, Calif. – Ivo Bolsens, chief technology officer of field programmable gate array vendor Xilinx Inc., sees a future where FPGAs are a fundamental part of the system-on-chip, either merged monolithically with software programmable microprocessor cores or making use of multi-die configurations in three dimensional system-in-packages.
Speaking as a keynoter at the DesignCon conference here, Bolsens laid out the concept of the crossover SoC as something similar to the crossover automobile, which combines the attributes of a sports car, passenger vehicle and a station wagon.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- AVSBus v1.4.1 Verification IP
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- DDR5 MRDIMM PHY and Controller
- APV - Advanced Professional Video Codec
Related News
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Aldec Releases Automated Static Linting and CDC Analysis for Microchip FPGA and SoC FPGA Designs
- GOWIN Semiconductor & Andes Technology Corp. Announce The First Ever RISC-V CPU and Subsystem Embedded 22nm SoC FPGA
Latest News
- Consumer-Tech Brand, Nothing, Taps Ceva’s RealSpace Software to Bring Immersive Spatial Audio to Headphones and Earbuds
- Tenstorrent Acquires Blue Cheetah Analog Design
- Quintauris and WITTENSTEIN high integrity systems Partner to Advance Safety-Critical RISC-V Solutions for Automotive Applications
- Codasip board initiates an expedited process to sell the company
- Chips&Media’s New APV CODEC Delivers Extreme Visual Quality to the Android Industry