Xilinx CTO: FPGA can drive the crossover SoC
Peter Clarke, EETimes
2/2/2011 6:12 PM EST
SANTA CLARA, Calif. – Ivo Bolsens, chief technology officer of field programmable gate array vendor Xilinx Inc., sees a future where FPGAs are a fundamental part of the system-on-chip, either merged monolithically with software programmable microprocessor cores or making use of multi-die configurations in three dimensional system-in-packages.
Speaking as a keynoter at the DesignCon conference here, Bolsens laid out the concept of the crossover SoC as something similar to the crossover automobile, which combines the attributes of a sports car, passenger vehicle and a station wagon.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- LeapMind Announces Participation in Alliance Program of Xilinx, a Major US FPGA Innovator
- Bluespec, Inc. Releases Ultra-Low Footprint RISC-V Processor Family for Xilinx FPGAs, Offers Free Quick-Start Evaluation.
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Aldec Releases Automated Static Linting and CDC Analysis for Microchip FPGA and SoC FPGA Designs
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications