Xilinx Aurora Serial I/O Open Protocol Tops 1000 Licensees - FPGA Industry Most Widely Adopted 3.125 Gbps Solution
serial I/O solutions
SAN JOSE, California, November 6, 2003 -Xilinx, Inc. (NASDAQ: XLNX) today announced that over 1000 designers have licensed the company's Aurora high-speed serial I/O open protocol for use with its flagship Virtex-II Pro™ family with multiple 3.125Gbps RocketIO serial transceivers. Today's news, coupled with the previously announced 10,000 Virtex-II Pro customer engagements, demonstrates strong customer demand for the Virtex-II Pro family for use in a variety of applications such as terabit routers and switches, medical imaging, HDTV broadcast systems, bladed servers and storage subsystems.
"Aurora is a lightweight, high-performance, point-to-point serial I/O solution that allows customers to easily take advantage of the high-speed serial transceivers in the Virtex-II Pro family," said Andy DeBaets, senior director of applications and systems engineering at Xilinx. "Customers are rapidly embracing the Virtex-II Pro family and the total Aurora solution to leverage the low system cost and performance benefits afforded by serial I/O technologies."
Xilinx first introduced the Aurora protocol in October 2002 as a scalable, resource-efficient connectivity solution. The protocol provides designers with the flexibility to partition systems without having to route hundreds of pins on a printed circuit board. Aurora uses gigabit serial technology at the physical layer and transfers encoded data at up to 3.125 Gbps with as little as four pins. Additionally, Aurora can aggregate one to twenty four physical lanes together into a single logical channel. With this flexibility, Aurora can be scaled for chip-to-chip, board-to-board, chip-to-backplane and box-to-box interconnect.
Xilinx offers customers total solution assurance by offering the open protocol specification, ready-to-use reference designs supporting multiple lane widths, and a fully compliant bus functional model (BFM). The BFM cuts overall system verification time and costs by allowing system designers to easily perform compliance tests and verification for 3rd party implementations of the Aurora protocol in both FPGAs and ASICs.
Availability and Pricing
The Aurora open protocol specification v1.2, reference designs and bus functional models are available immediately free of charge. Customers can register and download the solution on the Aurora Solutions Suite website at http://www.xilinx.com/aurora.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
-30-
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- VeriSilicon’s Ultra-Low Energy NPU Provides Over 40 TOPS for On-Device LLM Inference in Mobile Applications
- VeriSilicon’s AI-ISP Custom Chip Solution Enables Mass Production of Customer’s Smartphones
- InCore Unveils SoC Generator Platform: From Idea to FPGA Validation in Minutes; Demonstrates Silicon Proof of Auto-Generated SoC
- Mosys licensee's 1T-SRAM production tops 20 million units
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack