VSIA group shakes up its foundations
by Ron Wilson
(05/31/2004 12:04 PM EDT)
SAN JOSE, Calif. -- The Virtual Socket Interface Alliance (VSIA) is set to announce a broader charter and a radically different structure that could transform the organization from something like an industry-standards body to a kind of new-business incubator.
Not unlike the VSIA's initial goals, the new charter aims to dramatically increase the productivity of system-on-chip design teams, said Mike Kaskowitz, president of the organization. But now the organization plans to attempt to do this not just through the development of standards but also by fostering the development of a whole range of business and technical solutions to the problems faced by SoC teams. Those solutions might be best-practices guidelines, reference architectures, tools, heuristics and marketing forums.
"We recognize that the real work gets done when companies and individuals with a common interest and with important skills sit down and work together on a problem," said Kaskowitz.
The new VSIA would comprise two kinds of components. The key components will be "pillars," Kaskowitz said. Each pillar will be a cluster of from five to eight companies that team up to solve a specific problem. The pillar will provide its own technical, legal and marketing resources. The VSIA will provide administrative, support and marketing services for each pillar.
One unique pillar, focused on research and development, will be operated by the VSIA itself. It will be composed of universities and research organizations, as well as companies, and will be charged with identifying emerging issues in the SoC community for which new pillars should be formed. Unlike the others, this pillar will not be dissolved when its current task has been completed.
New, non-voting memberships for individuals will also be offered.
Kaskowitz also defined the first three pillars in the new organization. One will focus on IP quality metrics. This work will be a continuation of the highly successful IP Quality Design Working Group (DWG). The second pillar will work on IP security, again building on existing DWG work. The third pillar will be the R&D organization.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Imagination takes efficiency up a level with latest D-Series GPU IP
- VSIA ponders standards for software reuse
- VSIA may widen charter to software reuse standards
- VSIA demos online spec compliance
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms