Verisity donates temporal language to Open Verilog International
For more information contact:
Jennifer Bilsey
Verisity Ltd.
(650) 934-6823
jen@verisity.com
VERISITY DONATES TEMPORAL LANGUAGE TO OPEN VERILOG INTERNATIONAL
Temporal e Streamlines Interoperability
MOUNTAIN VIEW, C-A May 1, 2000-Verisity Ltd., the leading provider of functional verification automation, today announced that it has donated the temporal subset of its e verification language to Open Verilog International (OVI). As e is the defacto standard for functional verification automation, the donation is significant because it will provide the industry with a proven, mature format for standardization. The subset will be given to the Formal Verification Technical Subcommittee for consideration as the standard property language for formal model checking.
In a simulation environment, the temporal subset of the e language is used primarily to implement checkers. In a model checking environment, temporal e is ideal for representing properties to be verified. As the model checking market grows-more users adopt the technology and more vendors offer their own solutions-the need for a standardized language increases. The Formal Verification Technical Subcommittee's goal is to create a property language standard to make it easier for engineers to incorporate model checking into their existing environments.
``Since model checking and simulation must co-exist in a single verification methodology, having a single source to drive both engines streamlines interoperability," said Dr. Vassilios Gerousis, chairman of OVI's Technical Coordinating Committee. ``The potential of model checking technology for verifying complex IC and system-on-chip designs is very exciting, but the tools available today are perceived to be too hard to use and the languages are proprietary and very complex. Verisity's e language has all the right technical capabilities, and can be used to drive both simulation and model checking."
``OVI has a long and successful track record for driving standards that are beneficial to users," said Moshe Gavrielov, chief executive officer for Verisity. ``We are committed to establishing e as a standard and this donation is a significant step in our standardization roadmap."
The Road to Standardization
Traditional design languages--such as Verilog and VHDL--were created for hardware design and are not well suited for verification of today's complex integrated circuit, system-on-chip and system designs. C and C++ have emerged as alternatives, but are also not ideal since they were created for software design and lack sufficient hardware constructs as well as verification constructs. Verisity created the e language specifically for verification automation. The market has made it the de facto standard, thereby making it the obvious choice for standardization.
Verisity's efforts towards standardizing e has thus far been focused on meeting the criteria to become a successful industry standard. Verisity believes that making e a successful standard includes all of the following criteria:
- De facto usage-the format must be in use by a significant part of the market, including strategic customers that influence the marketplace. Verisity's customer list includes all major players in the communications, semiconductor and intellectual property arenas. Verisity's e language is currently the de facto standard, holding over 77 percent market share.
- Third-party pull-there must be a large pull from customers and third parties to interoperate with the format. In other Verisity news today, the company announced that it is licensing the complete e language, and Cadence Design Systems, Inc. and Mentor Graphics Corp. are the first companies to license the language [see related press releases dated 5/1/00].
- Interested standards bodies-there must be interest in developing the format into a formal standard from standards organizations. Today's news indicating OVI's acceptance of the temporal e donation marks a significant step in Verisity's roadmap to standardization. The donation is subject to the approval of the Office of the Chief Scientist in Israel.
Verisity Ltd. develops, markets, and supports functional verification automation solutions for engineers to validate complex communications and other electronic systems. The company's products automate traditionally manual processes and have enabled customers to cut verification schedules by up to two thirds, shaving months off total project schedules. Verisity is the market leader with over 77 percent market share. The company is headquartered in Rosh-Ha'ain, Israel and has its main sales and marketing office in Mountain View, CA. Verisity's research facilities are also located Israel and California. The company currently employs over 120 people. For more information, see Verisity's web site at www.verisity.com.
####
Verisity is a registered trademark of Verisity. All other trademarks are the property of their respective holders.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Averant, Inc. Licenses Verisity's e Verification Language
- Key Endorsements from Industry Leaders Drive Verisity's e Verification Language to Standardization
- Verisity says "e" language is truly open
- AMIQ EDA Releases the DVT Debugger Add-On Module for the e language, SystemVerilog, Verilog, and VHDL
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers