Exclusive CEO Interview: Latest Funding Drives Ventana's First RISC-V Chiplets in Data Centers
By Nitin Dahad, EETimes (August 15, 2022)
Now, the company has raised $55 million in new funding to productize its chiplets based on open standard die–to–die (D2D) interfaces.
The excitement and enthusiasm Balaji Baktha, founder and CEO of Ventana, has for chiplets solving the computing challenges created by the demands in data center, automotive, and 5G is very apparent. EE Times heard it firsthand, in an exclusive interview with the CEO at the recent 59th Design Automation Conference (DAC) in San Francisco.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- SiFive’s New RISC-V IP Combines Scalar, Vector and Matrix Compute to Accelerate AI from the Far Edge IoT to the Data Center
- Rambus Delivers 112G XSR/USR PHY on TSMC 7nm Process for Chiplets and Co-Packaged Optics in Networking and Data Center
- Ventana Micro Systems Inc. Announces Strategic Partnership With Intel for Broader Commercialization of Its High-Performance RISC-V Cores and Chiplets
- Ventana Introduces Veyron, World's First Data Center Class RISC-V CPU Product Family
Latest News
- Marvell Completes Acquisition of Celestial AI
- IntoPIX Showcases Next‑Gen IPMX & JPEG XS Innovations At ISE 2026
- NanoIC extends its PDK portfolio with first A14 logic and eDRAM memory PDK
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing