Exclusive CEO Interview: Latest Funding Drives Ventana's First RISC-V Chiplets in Data Centers
By Nitin Dahad, EETimes (August 15, 2022)
Ever since Ventana Micro Systems came out of stealth last year, the company has been busily developing relationships with partners and potential customers to create traction for its RISC-V–based chiplets, which it believes will address the high-performance computing demands in data centers and at the edge.
Now, the company has raised $55 million in new funding to productize its chiplets based on open standard die–to–die (D2D) interfaces.
The excitement and enthusiasm Balaji Baktha, founder and CEO of Ventana, has for chiplets solving the computing challenges created by the demands in data center, automotive, and 5G is very apparent. EE Times heard it firsthand, in an exclusive interview with the CEO at the recent 59th Design Automation Conference (DAC) in San Francisco.
To read the full article, click here
Related Semiconductor IP
- All-In-One RISC-V NPU
- Configurable RISC-V processor IP core
- MIPI I3C Master RISC-V based subsystem
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
Related News
- Ventana Introduces Veyron, World's First Data Center Class RISC-V CPU Product Family
- Rambus Delivers 112G XSR/USR PHY on TSMC 7nm Process for Chiplets and Co-Packaged Optics in Networking and Data Center
- Ventana Micro Systems Inc. Announces Strategic Partnership With Intel for Broader Commercialization of Its High-Performance RISC-V Cores and Chiplets
- Rambus Delivers PCIe 6.0 Interface Subsystem for High-Performance Data Center and AI SoCs
Latest News
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale
- Flow Reaches Milestone: PPU Achieves End-to-End CPU Operations in Alpha Testing