HDL Design House announces new TX and RX controller cores for the HDMI and DisplayPort standards
Belgrade, Serbia -- April 04, 2012 -- HDL Design House, a company that offers design and verification services as well as soft and hard IP cores (digital and analog), today announced the availability of soft IP TX and RX controller cores for the HDMI and DisplayPort standards.
The cores have already passed compliance tests, and they support the set of features found in the latest version of the standards (1.4 for HDMI, 1.2 for DisplayPort).
For more information on these new video soft IP modules, visit http://hdl-dh.com/ipproducts.html.
HDL Design House delivers digital and analog design and verification products & services in numerous areas of SoC and complex FPGA designs. The company also develops IP cores and component (VITAL) models for major SoC product developers. Founded in 2001 and currently employing 60 engineers working in two design centers in Serbia, HDL Design House was awarded ISO 9001:2000 and ISO 27001:2005 certifications in 2006 and has achieved certifications from Direct Assessment Services (DAS).
Related Semiconductor IP
- HDMI
- 4-port Receiver/Transmitter/Repeater HDCP 2.3 on HDMI 2.0 and/or DisplayPort 2.0/1.4 ESM (generation 3)
- HDMI, LVDS, RF and Analog Pads in TSMC 45/40nm
- HDMI 2.1 FEC Receiver (Tx)
- HDMI 2.1 FEC Transmitter (Tx)
Related News
- Embrace the new age of ultra-high-definition multimedia with HDMI 2.0 Rx PHY IP Cores in 12FFC process technology with matching controller
- Upgrade Your Display and Camera SOC's with proven MIPI C-D Combo PHY and CSI / DSI Controller IP Cores for both Tx and Rx
- DisplayPort v1.4 Tx PHY and Controller IP Cores which is Silicon proven in 12nm technology and also production proven is available for Worldwide instant licensing
- T2M IP Unveils Cutting-Edge HDMI 2.0 Tx PHY & Controller IP Cores are available for immediate licensing for your advanced diverse applications
Latest News
- CHIPS Alliance launches the SV Tools Project for open source development of SystemVerilog/UVM codebases
- Socionext Collaborates with Arm to Advance AI Data Center Infrastructure with Arm Total Design
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”