TSMC Work on 5nm Process Leaves EUV Undecided
Alan Patterson, EETimes
12/15/2015 00:00 AM EST
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s largest foundry, said it has started work on a 5nm process to push ahead its most advanced technology, yet the company remains undecided on the adoption of extreme ultraviolet lithography at that node.
TSMC Co-CEO Mark Liu made the comments about the company’s 5nm work at a supply chain management conference in Hsinchu, Taiwan earlier this month. The company, which hasn’t yet put 5nm on its product roadmap, is still evaluating whether to use extreme ultraviolet (EUV) lithography as part of the process.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- eMemory's Security-Enhanced OTP Qualifies on TSMC N4P Process, Pushing Forward in High-Performance Leading Technology
- eMemory's Security-Enhanced OTP Qualifies on TSMC N5A Process Specializing in High-Performance Automotive Chips
Latest News
- Frontgrade Gaisler and wolfSSL Collaborate to Enhance Cybersecurity in Space Applications
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Matrox Video and intoPIX Expand Interoperable IPMX & ST 2110 Solutions with JPEG XS Innovation at NAB 2025
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- TeraSignal to Showcase Retimer-Less PCIe 6.0 over Optics Featuring Synopsys IP at OFC 2025