TSMC Work on 5nm Process Leaves EUV Undecided
Alan Patterson, EETimes
12/15/2015 00:00 AM EST
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s largest foundry, said it has started work on a 5nm process to push ahead its most advanced technology, yet the company remains undecided on the adoption of extreme ultraviolet lithography at that node.
TSMC Co-CEO Mark Liu made the comments about the company’s 5nm work at a supply chain management conference in Hsinchu, Taiwan earlier this month. The company, which hasn’t yet put 5nm on its product roadmap, is still evaluating whether to use extreme ultraviolet (EUV) lithography as part of the process.
Related Semiconductor IP
- 112G PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x2, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x1, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related News
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- Sofics releases its ESD technology on TSMC 3nm process
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers