TSMC starts FinFETs in 2013, tries EUV at 10 nm
Rick Merritt, EETimes
4/11/2013 8:18 AM EDT
SAN JOSE, Calif. – Facing heated competition from Globalfoundries and Samsung, TSMC pulled in plans for initial production of its 16-nm FinFET process to the end of 2013. In addition, it hopes to adopt extreme ultraviolet lithography to make 10-nm chips starting in late 2015 but is still researching e-beam as an alternative.
Company executives detailed the new processes and how they aim to get there at an annual symposium here. They also provided an update on their work on 3-D chip stacks and their ongoing ramp of today’s 28-nm process node.
To read the full article, click here
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Two ways of looking at the U.S. government 10% stake in Intel
- Altera Enables Immediate 20 nm Design Starts with Quartus II Software Arria 10 Edition
- Altera Enables Customer Design Starts for 14 nm Stratix 10 FPGAs and SoCs
- Intel Reports Tepid Progress on 10 nm
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions