TSMC starts FinFETs in 2013, tries EUV at 10 nm
Rick Merritt, EETimes
4/11/2013 8:18 AM EDT
Company executives detailed the new processes and how they aim to get there at an annual symposium here. They also provided an update on their work on 3-D chip stacks and their ongoing ramp of today’s 28-nm process node.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Two ways of looking at the U.S. government 10% stake in Intel
- Altera Enables Immediate 20 nm Design Starts with Quartus II Software Arria 10 Edition
- Altera Enables Customer Design Starts for 14 nm Stratix 10 FPGAs and SoCs
- Intel Reports Tepid Progress on 10 nm
Latest News
- FuriosaAI ships RNGD, data-center-ready AI inference GPU alternative
- AMD, Adeas, Nextera Video, and intoPIX Announce Cost-Optimized IPMX Solution for AV-over-IP at ISE 2026
- Access Advance Extends HEVC Advance Rate Increase Deadline
- Lightmatter and Cadence Collaborate to Accelerate Optical Interconnect for AI Infrastructure
- Lightmatter Collaborates with Synopsys to Integrate Advanced Interface IP with Its Passage Co-Packaged Optics Platform