TSMC starts FinFETs in 2013, tries EUV at 10 nm
Rick Merritt, EETimes
4/11/2013 8:18 AM EDT
Company executives detailed the new processes and how they aim to get there at an annual symposium here. They also provided an update on their work on 3-D chip stacks and their ongoing ramp of today’s 28-nm process node.
To read the full article, click here
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- Altera Enables Immediate 20 nm Design Starts with Quartus II Software Arria 10 Edition
- Altera Enables Customer Design Starts for 14 nm Stratix 10 FPGAs and SoCs
- Intel Reports Tepid Progress on 10 nm
- Moore's Law Could Ride EUV for 10 More Years
Latest News
- Three Misconceptions About the $402B Semiconductor Foundry Industry
- TSMC March 2026 Revenue Report
- CoreHW Expands RTLS Portfolio with All-in-One CoreRTLS Software Platform
- Rapidus Opens Analysis Center and Rapidus Chiplet Solutions
- NEDO Approves Rapidus’ FY2026 Plan and Budget for 2nm Semiconductor Projects