TSMC starts FinFETs in 2013, tries EUV at 10 nm
Rick Merritt, EETimes
4/11/2013 8:18 AM EDT
SAN JOSE, Calif. – Facing heated competition from Globalfoundries and Samsung, TSMC pulled in plans for initial production of its 16-nm FinFET process to the end of 2013. In addition, it hopes to adopt extreme ultraviolet lithography to make 10-nm chips starting in late 2015 but is still researching e-beam as an alternative.
Company executives detailed the new processes and how they aim to get there at an annual symposium here. They also provided an update on their work on 3-D chip stacks and their ongoing ramp of today’s 28-nm process node.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related News
- 4Q24 Global Top 10 Foundries Set New Revenue Record, TSMC Leads in Advanced Process Nodes, Says TrendForce
- Altera Enables Immediate 20 nm Design Starts with Quartus II Software Arria 10 Edition
- Altera Enables Customer Design Starts for 14 nm Stratix 10 FPGAs and SoCs
- Intel Technology and Manufacturing Day in China Showcases 10 nm Updates, FPGA Progress and Industry's First 64-Layer 3D NAND for Data Center
Latest News
- GlobalFoundries Completes Acquisition of MIPS
- Infineon successfully completes acquisition of Marvell's Automotive Ethernet business
- TSMC 6-inch Wafer Fab Exit Affirms Strategy Shift
- Brite Semiconductor Releases PCIe 4.0 PHY IP
- Perceptia Completes Silicon Characterisation of pPLL03 for GF 22FDX – Report Now Available