TSMC starts FinFETs in 2013, tries EUV at 10 nm
Rick Merritt, EETimes
4/11/2013 8:18 AM EDT
SAN JOSE, Calif. – Facing heated competition from Globalfoundries and Samsung, TSMC pulled in plans for initial production of its 16-nm FinFET process to the end of 2013. In addition, it hopes to adopt extreme ultraviolet lithography to make 10-nm chips starting in late 2015 but is still researching e-beam as an alternative.
Company executives detailed the new processes and how they aim to get there at an annual symposium here. They also provided an update on their work on 3-D chip stacks and their ongoing ramp of today’s 28-nm process node.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Altera Enables Immediate 20 nm Design Starts with Quartus II Software Arria 10 Edition
- Altera Enables Customer Design Starts for 14 nm Stratix 10 FPGAs and SoCs
- Samsung Edges TSMC in 10 nm
- Intel Technology and Manufacturing Day in China Showcases 10 nm Updates, FPGA Progress and Industry's First 64-Layer 3D NAND for Data Center
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology