Analysts Turn Negative on Outlook for TSMC
Alan Patterson, EETimes
1/16/2015 03:30 PM EST
TAIPEI — Analysts switched to a more negative outlook for Taiwan Semiconductor Manufacturing Co. (TSMC) after the world’s largest contract chipmaker announced a record quarterly profit for the end of 2014 that may mark the start of a downturn for the company during 2015.
TSMC yesterday said net income soared 79 percent from a year earlier to NT$79.99 billion (US$2.51 billion), a new quarterly record. The company also reported record full-year earnings, surging 40 percent to NT$263.9 billion.
“There is no doubt TSMC is continuing to execute well, which combined with better than expected iPhone 6 demand has led to stellar quarterly earnings since the second quarter of 2014,” said Susquehanna Financial Group analyst Mehdi Hosseini in a January 15 report. “However, several material risk factors on the horizon … will ultimately lead to lower earnings and thus disappointment.”
To read the full article, click here
Related Semiconductor IP
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
Related News
- FRAM license boosts Ramtron's revenue outlook
- inSilicon Corporation Provides Third Quarter 2001 Financial Outlook, Announces New Chief Operating Officer
- inSilicon Corporation Provides Preliminary Second Quarter Outlook
- Virage Logic provides outlook for fiscal 2001
Latest News
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency