TSMC Obtains Termination of ITC Investigation into 37nm and Smaller Products
Hsinchu, Taiwan, R.O.C. – November 16, 2010 - TSMC (TWSE:2330, NYSE:TSM) announced today that it was able to secure a favorable resolution to an International Trade Commission investigation for alleged patent infringement by its 28 nm process technology. The parties have filed a joint motion to terminate the ITC investigation titled In the Matter of Certain Semiconductor Products Made by Advanced Lithography Techniques and Products Containing Same, 337-TA-729, brought by STC.UNM, the licensing arm of the University of New Mexico.
The investigation alleged TSMC’s semiconductor process with critical dimensions of 37 nm or below of infringing U.S. Patent No. 6,042,998 (“’998 patent”). TSMC responded by denying the infringement allegations.
TSMC’s general counsel, Dr. Richard Thurston, remarked “While TSMC regrets that a case based upon an invalid and unenforceable patent such as STC’s made its way into the courts, TSMC is, however, pleased with the outcome of this case.”
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Altera Delivers Industry's Broadest Portfolio of 28 nm FPGA Development Kits
- Altera Introduces Industry's Highest-Bandwidth 28 nm Midrange FPGA
- Altera First to Benchmark Complex High-Performance Floating-Point Digital Signal Processing Designs on 28 nm FPGAs
- UMC Adopts Synopsys IC Validator for Pattern Matching-Based Lithography Hot-Spot Verification at 28 nm
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale