TSMC taps ARM's V8 on road to 16-nm FinFET
Rick Merritt, EETimes
10/16/2012 5:21 PM EDT
SAN JOSE, Calif. – TSMC laid out roadmaps for 20-nm planar, 16-nm FinFET and 2.5-D stacks at its annual event here on Tuesday (Oct. 16). The Taiwan foundry will use ARM’s first 64-bit processor, the V8, as a test vehicle for the 16-nm FinFET process with the first tape out of a test chip probably within the next year.
The advent of double patterning at 20 nm and FinFETs at 16 nm pose significant challenges to chip designers, based on talks with TSMC and partner companies. TSMC’s roadmap is roughly in line with rival Globalfoundries that also hopes to make 20nm chips next year and 14-nm FinFET chips in 2014.
To read the full article, click here
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related News
- eMemory Announces Industry's First 16nm FinFET Compact (FFC) Process Verified OTP Silicon IP
- Cadence Announces DDR4 and LPDDR4 IP Achieve 3200 Mbps on TSMC 16nm FinFET Plus Process
- Credo 16-nm 28G and 56G PAM-4 SerDes Now Available on TSMC FinFET Compact Process
- Sidense Demonstrates Successful 1T-OTP Operation in TSMC 16nm FinFET Process
Latest News
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- TSMC Price Hikes End the Era of Cheap Transistors
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets
- Codasip RISC-V processors certified up to ASIL-D