TSMC Reports Second Quarter EPS of NT$1.12
-- TSMC today announced consolidated revenue of NT$88.14 billion, net income of NT$28.77 billion, and diluted earnings per share of NT$1.12 (US$0.18 per ADS unit) for the second quarter ended June 30, 2008.
Year-over-year, second quarter revenue increased 17.6% while net income and diluted EPS increased 12.9% and 16.3%, respectively. On a sequential basis, second quarter results represent a 0.8% increase in revenue, an increase of 2.2% in net income, and an increase of 2.1% in diluted EPS. All figures were prepared in accordance with R.O.C. GAAP on a consolidated basis.
Second quarter business saw an improvement from the previous quarter, although revenue and margins continued to be negatively affected by the strength of the NT dollar. Despite the negative impact from the foreign exchange rate, our margins have exceeded guidance due to significant cost improvement and higher levels of wafer movements. Second quarter gross margin was 45.6%, operating margin was 34.5%, and net margin was 32.6%.
Advanced process technologies (0.13-micron and below) accounted for 63% of wafer revenues with 90-nanometer process technology accounting for 28% and 65-nanometer reaching 18% of total wafer sales.
âEven with a weakening macroeconomic environment, our second quarter results were either in line with or slightly higher than guidance announced at the end of April, thanks to our continual effort in driving cost reduction and increasing utilization rates,â said Lora Ho, VP and Chief Financial Officer of TSMC. âBased on our current business outlook, management expects third quarter revenue growth to be below seasonality. Management further expects overall performance for third quarter 2008 to be as followsâ:
- Revenue is expected to be between NT$90 billion and NT$92 billion;
- Gross profit margin is expected to be between 45% and 47%;
- Operating profit margin is expected to be between 34% and 36%.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
- TSMC March 2024 Revenue Report
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development