TSMC plans 1.6nm process for 2026
By Nick Flaherty, eeNews Europe (April 25, 2024)
TSMC is planning a 1.6nm process, called A16, for production in 2026 alongside a wafer-scale chiplet substrate and an automotive chiplet process.
The A16 process uses the TSMC Super Power Rail architecture with its nanosheet transistors for planned production in 2026. It improves logic density and performance by dedicating front-side routing resources to signals for high performance computing and AI chips with complex signal routes and dense power delivery networks. This will take on Intel’s backside power architecture that is key to the 18A and 14A process nodes.
The A16 TSMC process will provide 8-10% speed improvement at the same supply voltage as the N2P 2nm process, 15-20% power reduction at the same speed, and up to 1.10X chip density improvement.
To read the full article, click here
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- eMemory's Security-Enhanced OTP Qualifies on TSMC N5A Process Specializing in High-Performance Automotive Chips
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- QuickLogic Delivers eFPGA IP Targeting TSMC N12e Process in Record Time
Latest News
- Rebellions Collaborates with SK Telecom and Arm Targeting Sovereign AI and Telecom Infrastructure
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- BrainChip Unveils Radar Reference Platform to Bridge the ‘Identification Gap’ in Edge AI
- Siemens accelerates AI chip verification to trillion‑cycle scale with NVIDIA technology
- SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion