TSMC plans 1.6nm process for 2026
By Nick Flaherty, eeNews Europe (April 25, 2024)
TSMC is planning a 1.6nm process, called A16, for production in 2026 alongside a wafer-scale chiplet substrate and an automotive chiplet process.
The A16 process uses the TSMC Super Power Rail architecture with its nanosheet transistors for planned production in 2026. It improves logic density and performance by dedicating front-side routing resources to signals for high performance computing and AI chips with complex signal routes and dense power delivery networks. This will take on Intel’s backside power architecture that is key to the 18A and 14A process nodes.
The A16 TSMC process will provide 8-10% speed improvement at the same supply voltage as the N2P 2nm process, 15-20% power reduction at the same speed, and up to 1.10X chip density improvement.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- Sofics releases its ESD technology on TSMC 3nm process
- eMemory's Security-Enhanced OTP Qualifies on TSMC N4P Process, Pushing Forward in High-Performance Leading Technology
- Credo Launches 112G PAM4 SerDes IP for TSMC N3 Process Technology
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects