TSMC plans 1.6nm process for 2026
By Nick Flaherty, eeNews Europe (April 25, 2024)
TSMC is planning a 1.6nm process, called A16, for production in 2026 alongside a wafer-scale chiplet substrate and an automotive chiplet process.
The A16 process uses the TSMC Super Power Rail architecture with its nanosheet transistors for planned production in 2026. It improves logic density and performance by dedicating front-side routing resources to signals for high performance computing and AI chips with complex signal routes and dense power delivery networks. This will take on Intel’s backside power architecture that is key to the 18A and 14A process nodes.
The A16 TSMC process will provide 8-10% speed improvement at the same supply voltage as the N2P 2nm process, 15-20% power reduction at the same speed, and up to 1.10X chip density improvement.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- eMemory's Security-Enhanced OTP Qualifies on TSMC N5A Process Specializing in High-Performance Automotive Chips
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
Latest News
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications