TSMC plans 1.6nm process for 2026
By Nick Flaherty, eeNews Europe (April 25, 2024)
TSMC is planning a 1.6nm process, called A16, for production in 2026 alongside a wafer-scale chiplet substrate and an automotive chiplet process.
The A16 process uses the TSMC Super Power Rail architecture with its nanosheet transistors for planned production in 2026. It improves logic density and performance by dedicating front-side routing resources to signals for high performance computing and AI chips with complex signal routes and dense power delivery networks. This will take on Intel’s backside power architecture that is key to the 18A and 14A process nodes.
The A16 TSMC process will provide 8-10% speed improvement at the same supply voltage as the N2P 2nm process, 15-20% power reduction at the same speed, and up to 1.10X chip density improvement.
To read the full article, click here
Related Semiconductor IP
- MIPI D-PHY RX+ (Receiver) IP
- MIPI D-PHY TX+ (Transmitter)
- LVDS Deserializer IP
- LVDS Serializer IP
- MIPI D-PHY/LVDS Combo Receiver IP
Related News
- Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
- Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process Technologies
- Synopsys and TSMC Streamline Multi-Die System Complexity with Unified Exploration-to-Signoff Platform and Proven UCIe IP on TSMC N3E Process
- Sofics releases its ESD technology on TSMC 3nm process
Latest News
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Panmnesia Kicks off $30M Project to Redefine AI Infrastructure with Chiplets, Manycore Architectures, In-Memory Processing, and CXL
- SEGGER and Quintauris are working together to develop products and technology for the open-source RISC-V ecosystem
- UMC Reports Sales for April 2025
- Arm Reports Quarterly Revenue of Over $1 Billion for First Time in Company’s History