TMC to Port DMNA to Tensilica's Xtensa Processors for Video and Imaging Applications
â Tensilica, Inc., today announced that Techno Mathematical Co., Ltd. (TMC) will port TMCâs unique DMNA (Digital Media New Algorithm) to Tensilicaâs Xtensa V and Xtensa LX processors and deliver Tensilica Instruction Extensions (TIE) code specifically designed to accelerate the DMNA algorithm. Tensilica licensees can incorporate these unique TIE instruction extensions into new Xtensa processors. DMNA is a revolutionary new algorithm that significantly reduces the computing load in multimedia applications.
âThe combination of Tensilicaâs Xtensa configurable processor technology and our unique DMNA algorithm can achieve ultra-efficient performance for complex multimedia applications,â stated Masafumi Tanaka, president of TMC.
TMCâs DMNA algorithm reduces the arithmetic load, enabling high-speed processing of video and imaging applications without compromising quality. The algorithm uses a number of proprietary techniques to simplify the tedious calculations required for high-quality imaging. DMNA can reduce power consumption by decreasing the operating frequencies of CPUs by approximately a third. It also can provide an increased frame rate and higher picture quality without increasing the frequency of a CPU.
âSeveral of our customers have expressed interest in TMCâs DMNA algorithm for products ranging from cell phones to digital cameras and other handheld devices with intense video and image processing requirements,â stated Larry Przywara, director of strategic alliances for Tensilica.
The DMNA port to the Tensilica processors is expected to be complete in the first quarter of 2005.
About Techno Mathematical Co.
Techno Mathematical Co., (TMC) was established in June 2000 in Shinagawa-ku, Tokyo, and is capitalized at 170 million yen. Founded by Masafumi Tanaka, a visiting professor at Tokyo University and a Doctor of Engineering. The company is composed of algorithm specialists, mathematics professional and electronic engineers. TMCâs mission is to provide low power, high speed, high quality video compression/decompression, etc., solutions based on its distinguished proprietary technology. TMCâs own unique algorithm, suited to next-generation mobile devices and digital appliances, is experiencing rapid roll out with the success and satisfaction of client developers and users. For more information, visit www.tmath.co.jp.
About Tensilica
Tensilica was founded in July 1997 to address the growing need for optimized, application-specific microprocessor solutions in high-volume embedded applications. With a configurable and extensible microprocessor core called Xtensa, Tensilica is the only company that has automated and patented the time-consuming process of generating a customized microprocessor core along with a complete software development tool environment, producing new configurations in a matter of hours. For more information, visit www.tensilica.com.
# # #
Editorsâ Notes:
- Tensilica, and Xtensa are registered trademarks belonging to Tensilica Inc. ATI and ATI product and product feature names are trademarks and/or registered trademarks of ATI Technologies, Inc. All other company and product names are trademarks and/or registered trademarks of their respective owners.
- Tensilicaâs announced licensees include Agilent, ALPS, AMCC (JNI Corporation), Astute Networks, ATI, Avision, Bay Microsystems, Berkeley Wireless Research Center, Broadcom, Cisco Systems, Conexant Systems, Cypress, Crimson Microsystems, ETRI, FUJIFILM Microdevices, Fujitsu Ltd., Hudson Soft, Hughes Network Systems, Ikanos Communications, LG Electronics, Marvell, NEC Laboratories America, NEC Corporation, NetEffect, Nippon Telephone and Telegraph (NTT), Olympus Optical Co. Ltd., S2io, Seiko Epson, Solid State Systems, Sony, STMicroelectronics, TranSwitch Corporation, and Victor Company of Japan (JVC).
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Cadence Tensilica Xtensa Processors Address Most Stringent Automotive Functional Safety Requirements with Full ISO 26262 Compliance to ASIL-D
- Panavision Imaging and Tower Semiconductor Announce Production of World's Fastest Single Port Re-Configurable Linear Image Sensors
- Cadence Announces New Tensilica Imaging and Video Processor for Increasingly Complex Signal Processing Functions
- Espressif Systems Internet of Things WiFi Chips Employ Cadence Tensilica Xtensa Low-Power Processor for Control and DSP
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP