TES Launches 3.3 V CAN Transceiver IP for Single‑Chip Solutions
December 9, 2025 -- TES Electronic Solutions GmbH expands its industrial ASIC portfolio with a new 3.3 V CAN transceiver IP, built on XFAB’s high‑voltage XT018 SOI process. The IP supports up to 1 MBaud data rates, a ±58 V absolute maximum input voltage, and delivers good EMI performance.
Key Benefits
- Single-Chip CAN Solution: Designed for co-integration with TES’s CAN controller IP and other digital IP blocks, enabling complete, compact CAN single-chip designs.
- 3.3 V Operation: Reduces power consumption and simplifies the power supply design.
- Power-Efficient: Includes standby mode and wake-up pattern detection to minimize power dissipation during inactive periods.
- First-Class Support: TES will make supporting your design effort a priority – whether it is integrating this IP into your design or implementing a complete ASIC.
For more information on this and other analog IP solutions, visit the TES IP products page.
Contact
For inquiries, please email sales@tes-dst.com
About TES
With over 20 years of experience in ASIC design and embedded graphics IP, TES is a one-stop partner for high-performance semiconductor solutions. Our IP portfolio includes highly customizable 2D, 2.5D, and 3D GPUs, display controllers, and a wide range of analog IP blocks, ranging from SiGe RF to industrial ASIC solutions.
Headquartered near Stuttgart, Germany, TES Electronic Solutions GmbH serves a global customer base, with design operations in Stuttgart and graphics IP development in Hamburg. Learn more at www.tes-dst.com.
Related Semiconductor IP
- 3.3V CAN Transceiver
- CAN
- CAN XL Verification IP
- CAN Protocol Controller
- Protocol controller IP for Classical CAN / CAN FD / CAN XL
Related News
- AMI Semiconductor Offers GIFT-Compliant, Single-Chip, Low-Speed Fault-Tolerant CAN Transceiver for Automotive Applications
- CAST 8051 IP Subsystem for CAN FD Transceiver Development Utilized by ON Semiconductor
- CAST Reaches 200 CAN IP Core Customers
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
Latest News
- FortifyIQ Partners with Nexus-GT to Expand its Security Market Reach in Israel
- TES Launches 3.3 V CAN Transceiver IP for Single‑Chip Solutions
- Silicon Creations and Chip Interfaces Announce Successful Interoperability for JESD204B/C, Interlaken, and CPRI
- University of Saskatchewan Selects QuickLogic eFPGA Hard IP for StarRISC MCU
- India Paves Dual RISC-V Tracks with C-DAC and Startup Silicon