Cadence CTO blasts critics
K.C. Krishnadas, EE Times
(10/17/2008 2:21 PM EDT)
BANGALORE, India — Responding to harsh criticism touched off by the departure of senior executives, the chief technology officer of Cadence Design Systems Inc. dismissed calls to spin off parts of the EDA company.
"I completely dismiss the notion that you sell off your core competency areas in technology and become a pure integrator at the higher level," Cadence CTO Ted Vucurevich said in an interview here. "Will Cadence be half its size in the future? No."
Speaking here following a company event, Vucurevich acknowledged that it was probably time for CEO Michael Fister and other senior executives to go, but disputed that they were among the company's key assets.
(10/17/2008 2:21 PM EDT)
BANGALORE, India — Responding to harsh criticism touched off by the departure of senior executives, the chief technology officer of Cadence Design Systems Inc. dismissed calls to spin off parts of the EDA company.
"I completely dismiss the notion that you sell off your core competency areas in technology and become a pure integrator at the higher level," Cadence CTO Ted Vucurevich said in an interview here. "Will Cadence be half its size in the future? No."
Speaking here following a company event, Vucurevich acknowledged that it was probably time for CEO Michael Fister and other senior executives to go, but disputed that they were among the company's key assets.
To read the full article, click here
Related Semiconductor IP
- TSN Ethernet Endpoint Controller 10Gbps
- 13ns High-Speed Comparator with no Hysteresis
- Frequency Divider
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
Related News
- Tokyo Electron Device Expands Business Globally with Advanced Secure Digital (SD Memory / SDIO Card) Controller Technology
- Tokyo Electron Device Debuts Industry's Fastest JPEG Chipset to Meet Demand for High Quality Images
- Tokyo Electron Device Announces the Industry's Highest Performance Virtex-5 LX 330 Evaluation Platform
- Tokyo Electron Device Announces New Virtex-5 FPGA LX330 Evaluation Platform For ASIC Prototyping
Latest News
- Accellera Approves Clock and Reset Domain Crossing (CDC/RDC) Standard 1.0 for Release
- Jmem Tek Joins the Intel Foundry Accelerator Ecosystem Alliance Program, Enabling JPUF and Post-Quantum Security Designs
- Credo Acquires CoMira Solutions
- Nvidia Sells Arm Shares, Signals Realignment of AI Portfolio
- Innatera Selects Synopsys Simulation to Scale Brain-Inspired Processors for Edge Devices