Technology Analyzer transforms analog IP reuse
A significant upgrade to Thalia’s AMALIA IP reuse platform cuts the cost of qualifying IP in a target technology
Cwmbran, UK -- September 14, 2020 -- Thalia Design Automation, experts in targeted automation for analog and mixed signal design and IP reuse, today announced the launch of its Technology Analyzer, a further enhancement of its AMALIA IP reuse platform.
Much of the effort involved in migrating an IP from one technology to another is associated with qualifying the IP in the target technology. If a block fails to meet the requirements in the target technology, its response would be sub-optimal or would make the block unusable.
With traditional methods, identifying such issues can be extremely time consuming. Thalia’s Technology Analyzer is the latest enhancement of its AMALIA IP reuse plus platform. It rapidly and accurately identifies the root cause of discrepancies between base and target technologies, allowing a solution to be implemented much more rapidly than in conventional analog IP design.
“This latest evolution of our AMALIA platform is a game changer,” said Sowmyan Rajagopalan, Thalia Design Automation CTO. “Whenever a key specification is not being met in the target technology, we have to determine the process technology or circuit characteristic responsible. By using our automated Technology Analyzer, we can take a design-centric approach to rapidly analyze and compare base and target technologies to see where the process technologies are similar and where they differ the most.”
The AMALIA Technology Analyzer addresses a comprehensive array of first and second order effects including FT, gm/id, Vdsat, Vt mismatches and others.
AMALIA’s Technology Analyzer helps clients assess whether or not IP is fit for purpose or suitable for cost-effective migration – a technology assessment solution essential in the selection of external IP and target process.
Read our new white paper to understand more about Thalia’s Technology Analyzer.
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- Thalia's AMALIA Technology Analyzer de-risks Analog IP reuse for major IP houses and IC manufacturers
- Thalia adds analog and mixed-signal IP reuse to Siemens' Cre8Ventures Digital Twin Marketplace
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- Credo Launches 224G PAM4 SerDes IP on TSMC N3 Process Technology
Latest News
- Rebellions Collaborates with SK Telecom and Arm Targeting Sovereign AI and Telecom Infrastructure
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- BrainChip Unveils Radar Reference Platform to Bridge the ‘Identification Gap’ in Edge AI
- Siemens accelerates AI chip verification to trillion‑cycle scale with NVIDIA technology
- SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion