Synopsys and TSMC Collaborate to Enable Designs of HPC, Mobile, 5G, and AI SoCs with Certified Solutions on TSMC N5 and N6 Processes
Strategic collaboration with TSMC delivers additional gains in performance and ultra-low power, and accelerates the path to next-generation designs
MOUNTAIN VIEW, Calif., May 18, 2020 -- Synopsys, Inc. (Nasdaq: SNPS) today announced certification of its digital and custom design platforms for TSMC's N6 and N5 process technologies. Synopsys' long-term collaboration with TSMC has resulted in accelerating next-generation product design for key vertical markets, including high-performance computing (HPC), mobile, 5G, and AI chip designs.
This achievement is the result of an extensive, multi-year collaboration to deliver optimized design solutions that accelerate the path to next-generation designs with innovations providing improvements in power savings and design performance. Synopsys' collaboration with TSMC also extends to 3DIC process technologies, which include CoWoS®, InFO, and TSMC-SoIC™ that enable scalable integration for achieving greater functionality and enhanced system performance.
"TSMC works closely with ecosystem partners to ensure that semiconductor designers can meet next-generation requirements for performance and low power in high-growth markets using TSMC's latest process technologies," said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. "We look forward to continuing our joint efforts with Synopsys to help our mutual customers unleash their silicon innovations for high-performance computing, mobile, 5G, and AI applications."
Certified innovations in multiple Synopsys design tools for HPC and mobile design flows enable designers to take full advantage of TSMC's N6 and N5 process technologies that enhance density, operating frequency, and power consumption. Tools also have been improved to support ultra-low VDD requirements for low power consumption mobile and 5G designs. As part of the design flow platform certification, results from Synopsys StarRC™ and PrimeTime® signoff solutions were rigorously compared to implementation results. PrimeTime® timing reports were also well compared to the golden HSPICE results, to successfully achieve design flow correlation targets that will improve design convergence and shorten overall time-to-market.
"Synopsys' expertise in delivering integrated flows from front-end, physical implementation and signoff combined with TSMC's leadership in process technology, drives the next generation of design innovations in fast-growing markets such as 5G, AI and HPC," said Charles Matar, senior vice president of System Solutions and Ecosystem Enablement for the Design Group at Synopsys. "With the TSMC-certified Synopsys design tools, we can provide our customers with a platform that can take full advantage of TSMC's advanced technologies with improved performance, power and scaling."
Key products and features of the Synopsys design platforms included in these collaborations are:
Digital design solutions
- Fusion Compiler™ and IC Compiler™ II place-and-route
- PrimeTime timing signoff
- PrimePower power signoff
- StarRC extraction signoff
- IC Validator physical signoff
- NanoTime custom timing signoff
- ESP-CV custom functional verification
- QuickCap® NX parasitic field solver
SPICE simulation and custom design
- HSPICE®, CustomSim™, and FineSim® simulation solutions
- CustomSim reliability analysis
- Custom Compiler™ custom design
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Synopsys Accelerates Advanced Chip Design with First-Pass Silicon Success of IP Portfolio on TSMC 3nm Process
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
- Synopsys and TSMC Advance Analog Design Migration with Reference Flow Across Advanced TSMC Processes
- Synopsys and TSMC Streamline Multi-Die System Complexity with Unified Exploration-to-Signoff Platform and Proven UCIe IP on TSMC N3E Process
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers