Synopsys and Samsung Foundry Collaboration Delivers Optimized Reference Methodology for High-Performance Compute Designs
Synopsys Fusion Design Platform Enables Full-Flow Quality-of-Results and Fastest Design Convergence on Samsung Advanced Process Technology
MOUNTAIN VIEW, Calif., Oct. 28, 2020 -- Synopsys, Inc. (Nasdaq: SNPS) today announced its collaboration with Samsung Foundry to deliver a new certified digital implementation, timing and physical signoff reference flow accelerating high-performance compute (HPC) designs using the Synopsys Fusion Design Platform™. With the certified reference flow, designers can achieve accelerated productivity through automated features and integrations in the platform, providing a clear path to meet their design objectives on Samsung's advanced process nodes.
As part of the platform, Design Compiler® NXT, IC Compiler™ II and Fusion Compiler™ solutions have been enhanced with new innovative features allowing mutual customers to leverage Samsung advance process technologies and achieve the best power, performance and area (PPA) metrics while delivering a faster turnaround time on their designs. By leveraging the fusion of StarRC™ signoff extraction and PrimeTime® signoff delay calculation engine in the platform, the HPC reference flow delivers predictable and convergent design closure with a zero-margin flow and maximizes PPA gains available through Samsung's advanced process technology.
"There is an increasing demand from our mutual customers for a certified reference flow for HPC designs on our advance processes," said Sangyun Kim, vice president of Foundry Design Technology Team at Samsung Electronics. "Our extensive collaboration with Synopsys has enabled the digital implementation and signoff reference flow for HPCs utilizing the latest technologies from the Fusion Design Platform to deliver predictable and quality flows for our advanced process nodes."
Next-generation HPC designs have aggressive clock target frequencies, stringent power requirements, high utilization goals and require support for the most advanced process geometries. Synopsys' Fusion Design Platform offers innovative features to address these challenges such as concurrent clock and data optimization, signoff and exhaustive path-based timing analysis, multi-source clock tree synthesis, hash via support, freeform macro placement, and Machine Learning technologies for the next wave of HPC designs. The HPC reference flow provides a comprehensive methodology and includes a full set of documented flows and design examples validated by Samsung Foundry and Synopsys.
"Our early collaboration with Samsung Foundry has enabled our mutual customers to leverage our advanced technologies and solutions' on Samsung's most advanced process technologies," said Charles Matar, senior vice president of System Solutions and Ecosystem Enablement, Design Group at Synopsys. "The advanced capabilities within the Synopsys Fusion Design Platform deliver the quality of results and time-to-result advantages that will enable our mutual customers to differentiate their high-performance compute designs."
Synopsys experts will discuss new features within the reference flow for HPC design optimized for Samsung Foundry's advanced processes at the upcoming at the upcoming Samsung Advanced Foundry Ecosystem (SAFE) Forum on October 28. For more information about the Synopsys Fusion Design Platform, visit https://www.synopsys.com/implementation-and-signoff/fusion-design-platform.html.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing application that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Synopsys and Samsung Collaborate to Deliver Broad IP Portfolio Across All Advanced Samsung Foundry Processes
- Synopsys and Samsung Foundry Boost Power, Performance and Area for Modern SoCs on Samsung's SF2 Process
- Synopsys and Samsung Foundry Deepen Collaboration to Accelerate Multi-Die System Design for Advanced Samsung Processes
- Ansys and Synopsys Accelerate RFIC Semiconductor Design with New Reference Flow for Samsung Technology
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack