Sonics versus ARM for open core protocol interface standard
Sonics versus ARM for open core protocol interface standard
By Chris Edwards, EE Times UK
December 3, 2001 (5:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011130S0004
US-based intellectual property company Sonics has set up a group to try to get its open core protocol (OCP) interface accepted as a standard for on-chip interconnect in place of ARM Holdings' Amba hardware bus (AHB), which analysts see as the current de facto standard. The company has signed up MIPS Technologies, Nokia, Texas Instruments (TI) and UMC as founding steering committee members. Nokia and TI have made extensive use of AHB with ARM cores in their system-on-chip (SoC) designs so far. Ian Mackintosh, president of the OCP International Partnership (OCP-IP), says the 'socket' interface developed by Sonics is needed for the next generation of multiprocessor SoCs. "You need a socket to do complex SoC designs," he said. "Amba is a bus interface and is not the right thing at all for complex, multiprocessor designs. Sockets work at a higher level, so that you can target [intellectual property] into anything." Mackint osh claims OCP can go further than the virtual component interconnect (VCI). VCI was devised by the Virtual Sockets Interface Alliance and has been adopted by several hardware core developers, such as ARC International. "OCP is a superset of the VCI standards," he said. "It is very similar to VCI. There is a master set of functions that you select from. But the bottom line is that VSIA is not chartered to do in-depth support for its standards." OCP-IP will provide copies of the specification free for research purposes through its website [www.ocpip.org], but will charge a licence fee for commercial implementations. In contrast, ARM made it possible to use AHB for free.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Intel joins CHIPS Alliance to promote Advanced Interface Bus (AIB) as an open standard
- Sonics Network for AMBA Protocol Now Available for Windows
- JEDEC Publishes DDR4 NVDIMM-P Bus Protocol Standard
- Avery Design Systems Offers Comprehensive Verification Support for the New HBM3 Interface Standard
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack