Synopsys Unveils Industry's Broadest Portfolio of Automotive-Grade IP on TSMC's N5A Process Technology
Adopted by Multiple Leading Companies, Synopsys Interface and Foundation IP Enable High Reliability for ADAS SoCs
SUNNYVALE, Calif., Sept. 26, 2023 -- Today Synopsys, Inc. (Nasdaq: SNPS) announced the industry's broadest portfolio of automotive-grade Interface and Foundation IP for TSMC's N5A process. Together, Synopsys and TSMC are helping to power the next generation of software-defined vehicles by enabling long-term reliability and high-performance compute requirements of automotive system-on-chips (SoCs).
"TSMC has worked closely with our design ecosystem partners to provide the automotive semiconductor industry with cutting-edge solutions in IP, EDA, and manufacturing technologies," said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. "Synopsys' portfolio of automotive-grade IP for TSMC's N5A process enables automotive chip innovators to accelerate the design of their safety-critical SoCs while taking advantage of N5A's significant performance, power efficiency, and logic density boost."
"New generations of automotive SoC designs will need to support massive amounts of safety-critical data processed at extreme speeds and with high reliability," said John Koeter, senior vice president of marketing and strategy for IP at Synopsys. "Synopsys' high-quality, automotive-grade Interface and Foundation IP on TSMC's N5A process enables automotive OEMs, Tier 1s, and semiconductor companies to minimize IP integration risk and help meet the required functional safety, performance, and reliability levels for their SoCs."
Synopsys IP on the TSMC N5A process is designed and tested to the AEC-Q100 reliability and automotive Grade 2 temperature standards for ambient -40°C to 105°C, helping to ensure reliability of advanced driver assistance systems (ADAS), highly automated driving (HAD) systems, and zonal SoCs. The Synopsys IP portfolio meets the ISO 26262 standard for random hardware faults, enabling automotive OEMs, Tier 1s, and semiconductor companies to accelerate the development and assessment of their safety-critical SoCs and reach their designs' functional safety Automotive Safety Integrity Level (ASIL) targets. Automotive-grade Synopsys IP, which has been integrated into more than 100 ADAS chips, is part of Synopsys' automotive SoC and software development offering that includes design, verification, electronics digital twin, and prototyping solutions to accelerate development of chips for software-defined vehicles.
Availability & Additional Resources
- Available today, Synopsys Automotive-Grade IP on the TSMC N5A process includes logic libraries, embedded memories, GPIOs, SLM PVT monitors, and PHYs for LPDDR5X/5/4X, PCIe 4.0/5.0, 10G USXGMII Ethernet, MIPI C-PHY/D-PHY and M-PHY, and USB.
- Web: Accelerate Your Automotive Innovation with Synopsys IP
- White Paper: Confirmation Measures in ISO 26262 Functional Safety Products
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry's broadest portfolio of application security testing tools and services. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Synopsys Accelerates Advanced Chip Design with First-Pass Silicon Success of IP Portfolio on TSMC 3nm Process
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
- Synopsys and TSMC Advance Analog Design Migration with Reference Flow Across Advanced TSMC Processes
- Synopsys and TSMC Streamline Multi-Die System Complexity with Unified Exploration-to-Signoff Platform and Proven UCIe IP on TSMC N3E Process
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers