Synapse Design tapes out 33 SOCs in 12 months
Design centers in the U.S., Europe, India, China and Taiwan participate in creating SOCs
San Jose, Calif. – June 26, 2014 – Synapse Design today announced that, together with its top tier semiconductor and systems customers, the Company has taped out 33 SOCs in 12 months and 20 SOCs in the first six months of 2014. These SOCs address applications in the automotive, multimedia, mobile, data storage, networking and Internet-of-Things (IoT) markets.
The 33rd SOC is a 200 sq. mm die developed for the networking market. This complex SOC design includes more than 30 blocks; digital, analog and mixed signal content; and has a 1Ghz high-speed interface.
“Our ability to complete so many designs is a testament to our talented, experienced engineering staff together with our proprietary automated flow, tools and IP that are responsible for our ‘zero respin’ success for the past several years,” said Satish Bagalkotkar, co-founder, CEO and president. “Our customers look to us to partner in their product success and advise not only on current projects but on derivative products and next-generation products.”
As process technology has advanced to new challenging nodes and SOC complexity grows, Synapse Design has experienced a trend toward client demands for an increasing level of Synapse Design engineering involvement. In over 30 percent of the tapeouts during the past year, Synapse Design has delivered complete turnkey services from RTL to GDSII. In 40 percent of the tapeouts, Synapse Design provided more than 50 percent of the design implementation work. In the final 30 percent of design projects, the Company provided customers with additional resources allowing them to easily expand resources for pressing projects.
“Many of the largest semiconductor and system companies will generate fewer than a handful of new IC designs each year, while we work on dozens,” said Devesh Gautam, co-founder and COO. “This continuous high-volume work flow allows us to constantly improve our products, processes and successful results. This provides us and our customers with a tremendous advantage over the typically small design services houses.”
Synapse Design has more than 700 engineers solving SOC and ASIC challenges, including analog mixed-signal content, advanced process nodes including FinFET, hardening ARM cores for Power-Performance-Area (PPA) advantage and creating embedded software, including domain-specific software. With seven designs centers across the globe, customers have access to “best location/best related expertise” resources.
About Synapse Design
Synapse Design is the industry leader in design services for highly complex SOCs and ASICs and is the engineering backbone of many top tier semiconductor and systems companies around the world. The Company’s products and services support companies creating high-end products in the storage, wireless/mobile, networking/computing, and multimedia industries. Through its people, products, technologies and services, the Company delivers engineering excellence and a flexible business model enabling next generation products for its customers. Founded in 2003 and headquartered in the Silicon Valley, the Company maintains global reach to high-technology centers of the world, serving customers locally from offices in the U.S., Europe, China, India and Taiwan.
Learn more about Synapse Design at http://www.synapse-da.com.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Transmeta Reports 2005 First Quarter Results; Forecasts Accelerated Achievement Of Cash Flow Target
- ARM Recipient of Synopsys Fifth Annual Tenzing Norgay Interoperability Achievement Award
- New IBM SyNAPSE Chip Could Open Era of Vast Neural Networks
- SMIC Receives 'Hi-Tech Enterprise Achievement Award' for the Second Time
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology