STMicroelectronics restructures for the AI age
By Nick Flaherty, eeNews Europe (June 28, 2024)
ST aims to introduce new business structures and manufacturing and test strategies along with IP and chip designs in three quarters rather than two to three years using AI and digital twins.
“We have a lot of IP and traditionally the way we created IP was 80% in silicon and 20% for the rest but that created a monster that was difficult to qualify,” said Fabio Gualandris, president of manufacturing, quality and technology at ST Microelectronics at the Leti Innovation Days this week in Grenoble, France.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Synopsys IC Compiler Enables Fully Automated 65-Nanometer Implementation Flow For ARM Cortex-A8 Processor
- Calypto Delivers Fully Automated Sequential Optimization Flow for High-performance IP Blocks
- Ceva Leads Next Gen Location: First IP Provider to Achieve Bluetooth 6.0 Qualification with Channel Sounding, Strong Momentum with 10+ Customers
- Zeevo Announces Full Bluetooth Qualification for TC2000 System-On-A-Chip Platform
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data