STMicroelectronics restructures for the AI age
By Nick Flaherty, eeNews Europe (June 28, 2024)
ST aims to introduce new business structures and manufacturing and test strategies along with IP and chip designs in three quarters rather than two to three years using AI and digital twins.
“We have a lot of IP and traditionally the way we created IP was 80% in silicon and 20% for the rest but that created a monster that was difficult to qualify,” said Fabio Gualandris, president of manufacturing, quality and technology at ST Microelectronics at the Leti Innovation Days this week in Grenoble, France.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related News
- Synopsys IC Compiler Enables Fully Automated 65-Nanometer Implementation Flow For ARM Cortex-A8 Processor
- Calypto Delivers Fully Automated Sequential Optimization Flow for High-performance IP Blocks
- Ceva Leads Next Gen Location: First IP Provider to Achieve Bluetooth 6.0 Qualification with Channel Sounding, Strong Momentum with 10+ Customers
- Zeevo Announces Full Bluetooth Qualification for TC2000 System-On-A-Chip Platform
Latest News
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- IntoPIX Delivers Real-Time, Low-Power Video Technologies At CES 2026
- Access Advance and Via Licensing Alliance Announce HEVC/VVC Program Acquisition
- Efficient Computer Launches Electron E1 Evaluation Kit to Accelerate Energy-Efficient Computing
- S2C, MachineWare, and Andes Introduce RISC-V Co-Emulation Solution to Accelerate Chip Development