STMicroelectronics restructures for the AI age
By Nick Flaherty, eeNews Europe (June 28, 2024)
STMicroelectronics is fundamentally restructuring its business for the AI age, introducing predictive qualification and fully automated IP, library, test and packaging.
ST aims to introduce new business structures and manufacturing and test strategies along with IP and chip designs in three quarters rather than two to three years using AI and digital twins.
“We have a lot of IP and traditionally the way we created IP was 80% in silicon and 20% for the rest but that created a monster that was difficult to qualify,” said Fabio Gualandris, president of manufacturing, quality and technology at ST Microelectronics at the Leti Innovation Days this week in Grenoble, France.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related News
- Synopsys IC Compiler Enables Fully Automated 65-Nanometer Implementation Flow For ARM Cortex-A8 Processor
- Calypto Delivers Fully Automated Sequential Optimization Flow for High-performance IP Blocks
- Ceva Leads Next Gen Location: First IP Provider to Achieve Bluetooth 6.0 Qualification with Channel Sounding, Strong Momentum with 10+ Customers
- Zeevo Announces Full Bluetooth Qualification for TC2000 System-On-A-Chip Platform
Latest News
- Global Semiconductor Sales Increase Substantially in February
- Hardware Root of Trust Essential for AI Chip Integrity
- AI Compute Demand Drives 44% YoY Growth for Top 10 Global Fabless IC Firms in 2025
- IBM Announces Strategic Collaboration with Arm to Shape the Future of Enterprise Computing
- Rambus Unveils HBM4E Controller: 16 GT/s, 2,048-Bit Interface, Enabling C-HBM4E