STMicroelectronics selects Cadence's Virtual Component Co-Design (VCC) <!-- verification -->
STMicroelectronics selects Cadence
By David Larner, Embedded Systems
November 19, 2001 (4:50 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011119S0002
STMicroelectronics has announced that it has selected Cadence's Virtual Component Co-Design (VCC) for both its Automotive and Digital Consumer platform system-level design methodology and design flow. STMicroelectronics' Audio & Automotive Division uses VCC for behavioural modelling and architectural exploration in automotive design flows. For ST's new power train architecture project, VCC addresses those system-level parts of the design flow that significantly influence SoC size and complexity. This includes behavioural modelling and architecture exploration to enable knowledge transfer with internal and external system customers, and design refinement and export to implementation-level co-verification. STMicroelectronics, one of the world's largest semiconductor manufacturers and a leading supplier of system-on-chip (SoC) solutions, was one of the original VCC development partners.
Related Semiconductor IP
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
Related News
- Dolphin integration unveils a new Virtual Component for power metering
- ProximusDA teams with STMicroelectronics to develop next-generation distributed SOC TLM virtual prototypes
- MosChip® selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
Latest News
- Thalia and X-FAB Forge Strategic Partnership to Safeguard Supply and Accelerate IP Migration
- Morse Micro Secures $88 Million AUD Series C Funding to Lead the Next Era of IoT
- Altera Appoints Sandeep Nayyar as Chief Financial Officer
- MIPI A-PHY Reaches Milestone of First SerDes Standard to Enter Mass Production with Global Automotive OEM
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum