STATS ChipPAC and UMC Unveil World's First 3D IC Developed under an Open Ecosystem Model
Package-level reliability success is a significant milestone towards the prove-out of a full-scale 3DIC solution for customers
Hsinchu, Taiwan, January 29, 2013 âSTATS ChipPAC Ltd. (SGX-ST: STATSChP), a leading semiconductor advanced packaging and test service provider, and United Microelectronics Corporation (NYSE: UMC; TWSE: 2303) ("UMC"), a leading global semiconductor foundry, today announced the worldâs first demonstration of TSV-enabled 3D IC chip stacking technology developed under an open ecosystem collaboration. The 3D chip stack, consisting of a Wide I/O memory test chip stacked upon a TSV-embedded 28nm processor test chip, successfully reached a major milestone on package-level reliability assessment. This success demonstrates a total solution for reliable 3D IC manufacturing through the combination of UMCâs foundry and STATS ChipPACâs packaging services.
âThe next level of chip integration is rapidly evolving, and 3D IC technology is poised to enable the next frontier of IC capabilities for customers under various deployment models.â said Shim Il Kwon, VP of Technology Innovation of STATS ChipPAC, âThe open ecosystem collaborative approach drives proven and reliable 3D IC solutions for the semiconductor market by combining the foundry partnerâs robust, leading-edge TSV and front-end-of-line (FEOL) process technologies in a complementary platform with an Outsourced Semiconductor Assembly and Test (OSAT) service provider with innovative engineering excellence to seamlessly integrate mid-end-of-line (MEOL) and back-end-of-line (BEOL) 3D IC processes. We are pleased with UMCâs commitment to this role and look forward to future collaborations. The results are a proven solution platform that will enable customers to capitalize on new market opportunities.â
S.C. Chien, vice president of Advanced Technology Development at UMC, said, âWe see no imperative to restrict 3D IC to a captive business model, as UMCâs development work with nearly all the major OSAT partners for 3D IC has been very productive. Our successful collaboration with a leading OSAT partner like STATS ChipPAC has further established the viability of an open ecosystem approach. This model should work especially well for our mutual 3D IC customers, as foundry and OSAT can utilize their respective core strengths during development and delivery, while customers can benefit from keeping supply chain management flexible and realize better transparency over technology access compared to closed, captive 3D IC business models.â
UMC and STATS ChipPACâs proven open ecosystem 3D IC approach sets an important standard for collaboration within the industry supply chain to achieve mutual success. Under the 3DIC open development project with STATS ChipPAC, UMC provides the FEOL wafer manufacturing, with a foundry grade fine pitch, high density TSV process that can be seamlessly integrated with UMCâs 28nm poly SiON process flow. The know-how developed will be applied towards implementation on the foundryâs 28nm High-K/metal gate process. For MEOL and BEOL, STATS ChipPAC performs the wafer thinning, wafer backside integration, fine pitch copper pillar bump and precision chip-to-chip 3D stacking.
About STATS ChipPAC Ltd.
STATS ChipPAC Ltd. is a leading service provider of semiconductor packaging design, assembly, test and distribution solutions in diverse end market applications including communications, digital consumer and computing. With global headquarters in Singapore, STATS ChipPAC has design, research and development, manufacturing or customer support offices throughout Asia, the United States and Europe. STATS ChipPAC is listed on the SGX-ST. Further information is available at www.statschippac.com.
About UMC
UMC (NYSE: UMC, TWSE: 2303) is a leading global semiconductor foundry that provides advanced technology and manufacturing for applications spanning every major sector of the IC industry. UMCâs customer-driven foundry solutions allow chip designers to leverage the companyâs leading-edge processes, which include 28nm poly-SiON and gate-last High-K/Metal Gate technology, mixed signal/RFCMOS, and a wide range of specialty technologies. Production is supported through 10 wafer manufacturing facilities that include two advanced 300mm fabs; Fab 12A in Taiwanand Singapore-based Fab 12i. Fab 12A consists of Phases 1-4 which are in production for customer products down to 28nm. Construction is underway for Phases 5&6, with future plans for Phases 7&8. The company employs over 13,000 people worldwide and has offices in Taiwan, Japan, Singapore, Europe, and the United States. UMC can be found on the web at http://www.umc.com.
Related Semiconductor IP
- 14-bit 80MSPS Pipeline ADC - UMC 90nm
- All Digital Fractional-N RF Frequency Synthesizer PLL in UMC 40LP
- All Digital Fractional-N PLL for Performance Computing in UMC 40LP
- General Purpose All Digital Fractional-N PLL in UMC 40LP
- Temperature Sensor, +/-3C Accuracy without Trimming - UMC 28nm
Related News
- UMC Launches W2W 3D IC Project with Partners, Targeting Growth in Edge AI
- GUC Announces 2.5D and 3D Multi-Die APT Platform for AI, HPC, Networking ASICs
- Siemens collaborates with UMC to develop 3D integrated circuit hybrid-bonding workflow
- Siemens automates 2.5D and 3D IC design-for-test with new Tessent Multi die solution
Latest News
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP
- indie Semiconductor to Acquire Automotive Perception Software Leader emotion3D
- ALi Corporation and Ceva Announce Strategic Collaboration to Bring Scalable Edge AI to Next-Gen Video Platforms
- Arasan Announces the industries first MIPI SWI3S Manager IP and Peripheral Controller IP
- GlobalFoundries Expands Partnership with Apple to Advance Wireless Connectivity and Power Management, Reinforcing U.S. Chip Manufacturing Leadership