Soft parallelizing processor receives $2.8 million backing
| EE Times: Soft parallelizing processor receives $2.8 million backing | |
| Peter Clarke (05/19/2005 7:07 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=163105562 | |
| LONDON Swedish acceleration technology startup Mitrionics AB, founded in 2000, has received an investment of 20.2 million Swedish krone (about $2.8 million) from Teknoinvest of Oslo, Norway, and Creandum of Stockholm, Sweden. TeknoSeed, which made a seed investment in Mitrionics, participated in the latest funding round. The company, which already has a U.S. office in San Jose, California, did not indicate for what the funds would be used. The company's Mitrion processor, intended for implementation within a field programmable gate array, allows a high-level language approach to the automatic implementation of algorithms on FPGA chips, according to the company's website. The Mitrion compiler and debugger help find parallelism in the algorithm and the processor is then adapted to use the FPGA resources, company documents said. The Mitrion platform enables software programmers to exploit the power of parallel processing in FPGAs to provide between 10 and 100 times the performance of traditional microprocessors without needing to design custom hardware. However, Mitrionics does discuss the use of the Mitrion-C high-level language, in its technology "white paper". "The Mitrion platform is shortly ready for a commercial release. Our primary target is the U.S. which is the largest and most advanced market in the world for supercomputing applications. We have successfully built a strong base of early-access customers and partners, allowing us to efficiently deploy the Mitrion Development Toolkit release 1.0 according to plan later this year," said Anders Dellson , chief executive officer of Mitrionics AB, in a statement. Mitrionics (Lund, Sweden) has announced working partnerships with computer maker Silicon Graphics Inc. (Mountain View, Calif.) and FPGA subsystem supplier Nallatech Ltd. (Glasgow, Scotland). "Mitrion's fusion of a processor abstraction model coupled with the ability to extract embedded parallelism provides exceptional acceleration of algorithms," Steve Miller, chief engineer for system architecture at Silicon Graphics, was quoted saying in a press release announcing collaboration between SGI and Mitrionics.
| |
| - - | |
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
Related News
- Arteris IP Announces 8 New Licensees, 2 New Products in 2017
- Morse Micro Secures $88 Million AUD Series C Funding to Lead the Next Era of IoT
- Accelerated Technology's Nucleus RTOS to Support Altera's Nios Soft Core Embedded Processor
- Soft design for cryptographic engine
Latest News
- ZeroRISC and Leading Research Institutions Deliver Production-Grade Post-Quantum Cryptography for Open Silicon
- GlobalFoundries Announces Availability of AutoPro 150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- MIPS and INOVA Collaborate to put Physical AI into the palm of Robotic hands with new Reference Platform
- Allegro DVT Launches DWP300 DeWarp Semiconductor IP
- Ubitium Tapes Out Universal Processor to End Embedded Computing Complexity Crisis