Easy and secure solution to manage SoC power mode transitions from Dolphin Integration
Grenoble, France – February 1, 2016 -- Expectations of long battery life for ever more feature-packed applications require ultra low-power optimization to reduce overall power consumption.
Reaching the low-power consumption target for your SoC implies:
- To turn on/off different functions through clock gating and power-gating techniques for implementing power domains
- To manage the transitions between modes of these power domains
This previously complex task for SoC integrators is made straightforward thanks to Maestro™: a fast, easy and secure solution enabling the design of the Activity Control Unit (ACU) or Power Management Unit (PMU Logic). It serves to manage power island modes and mode transitions whatever the complexity of the SoC.
The Maestro™ network relies on different principles:
- Smart combination of soft and hard modules which structure and simplify the hierarchical design of the ACU or PMU Logic
-
More flexible and reusable than a custom “hand-made” interconnection and faster development than a full C/C++ solution
-
Application of the principle of subsidiarity which eliminates the risk of “conflict of modes” between shared power regulators and clock generators
-
- A dedicated control bus
-
Independent from the functional busses, thus authorizing the construction of the power island architecture over the functional block architecture
-
In addition to Maestro™, discover how to assemble and optimize your power management network thanks to the DELTA standard.
About Dolphin Integration
Dolphin Integration contributes to "enabling low-power Systems-on-Chip" for worldwide customers - up to the major actors of the semiconductor industry - with high-density Silicon IP components best at low-power consumption.
The "Foundation IP" of this offering involves innovative libraries of standard cells, register files and memory generators. The "Fabric IP" of voltage regulators, Power Island Construction Kits and their control network MAESTRO enable a flexible assembly with their loads. They especially star the "Feature IP": from high-resolution converters for audio and measurement applications to power-optimized 8 or 16 and 32 bit micro-controllers.
Over 30 years of experience in the integration of silicon IP components, providing services for ASIC/SoC design and fabrication with its own EDA solutions, make Dolphin Integration a genuine one-stop shop addressing all customers' needs for specific requests.
It is not just one more supplier of Technology, but the provider of the DOLPHIN INTEGRATION know-how!
The company strives to incessantly innovate for its customers’ success, which has led to two strong differentiators:
- state-of-the-art “panoplies of Semiconductor IP components” for high-performance applications securing the most competitive SoC architectural solutions,
- a team of Integration and Application Engineers supporting each user’s need for optimal application schematics, demonstrated through EDA solutions enabling early performance assessments.
Its social responsibility has been from the start focused on the design of integrated circuits with low-power consumption, placing the company in the best position to now contribute to new applications for general power savings through the emergence of the Internet of Things.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- CEVA's Bluetooth Dual Mode 5.3 SIG Qualified Platform Offers Improved Security, Less Interference and Better Power Consumption for Wireless Audio
- Socionext to Showcase Leading-Edge Technologies at CES 2024, Featuring Custom SoC Solutions, Low Power Sensors, Smart Display Controller, and Advanced Image Processor
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys and Samsung Foundry Boost Power, Performance and Area for Modern SoCs on Samsung's SF2 Process
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers