SmartDV Appoints Karthik Gopal as Asia General Manager
Experienced Business Transformation Leader Will Drive Growth in 2021 and Beyond
SAN JOSE, CALIF. –– October 22, 2020 –– SmartDV™ Technologies, the Proven and Trusted choice for Verification and Design Intellectual Property (IP), today appointed Karthik Gopal to the newly created role general manager of Asia.
Gopal will have responsibility for sales and operations in China, Hong Kong and Taiwan. He reports to Barry Lazow, senior vice president of worldwide sales, marketing and business development. “Karthik is an exceptionally good fit to lead SmartDV sales efforts in China, Hong Kong and Taiwan,” remarks Lazow. “With his skills as a business transformation leader with cross-functional and cross-domain experience in the APAC market, we expect to grow our business substantially in 2021 and beyond.”
Previously, Gopal worked for L&T Technology Services as country head in Greater China. Prior to L&T, he was employed by Infosys where he began as an engineer and went on to lead engineering services for Asia and manage operations for China where he scaled operations from 600 to 3600 employees.
About SmartDV
SmartDV™ Technologies is the Proven and Trusted choice for Design and Verification IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. SmartDV offers high-quality standard protocol Design and Verification IP for simulation, emulation, field programmable gate array (FPGA) prototyping, post-silicon validation, formal property verification and RISC-V CPU verification. All of its Design and Verification IP solutions can be rapidly customized to meet specific customer design needs. The result is Proven and Trusted Design and Verification IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif.
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- Pete Hutton Joins ARC International as VP Engineering and General Manager
- Verisity Announces New Senior Vice President and General Manager of the Platform Division; Steve Wang to Succeed Mike Tsai
- Xilinx announces new DSP division, industry veteran Omid Tahernia named Vice President and General Manager
- Xilinx Appoints Executive VP & General Manager to Lead Advanced Platforms Group
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard