SmartDV Appoints Karthik Gopal as Asia General Manager
Experienced Business Transformation Leader Will Drive Growth in 2021 and Beyond
SAN JOSE, CALIF. –– October 22, 2020 –– SmartDV™ Technologies, the Proven and Trusted choice for Verification and Design Intellectual Property (IP), today appointed Karthik Gopal to the newly created role general manager of Asia.
Gopal will have responsibility for sales and operations in China, Hong Kong and Taiwan. He reports to Barry Lazow, senior vice president of worldwide sales, marketing and business development. “Karthik is an exceptionally good fit to lead SmartDV sales efforts in China, Hong Kong and Taiwan,” remarks Lazow. “With his skills as a business transformation leader with cross-functional and cross-domain experience in the APAC market, we expect to grow our business substantially in 2021 and beyond.”
Previously, Gopal worked for L&T Technology Services as country head in Greater China. Prior to L&T, he was employed by Infosys where he began as an engineer and went on to lead engineering services for Asia and manage operations for China where he scaled operations from 600 to 3600 employees.
About SmartDV
SmartDV™ Technologies is the Proven and Trusted choice for Design and Verification IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. SmartDV offers high-quality standard protocol Design and Verification IP for simulation, emulation, field programmable gate array (FPGA) prototyping, post-silicon validation, formal property verification and RISC-V CPU verification. All of its Design and Verification IP solutions can be rapidly customized to meet specific customer design needs. The result is Proven and Trusted Design and Verification IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Pete Hutton Joins ARC International as VP Engineering and General Manager
- Verisity Announces New Senior Vice President and General Manager of the Platform Division; Steve Wang to Succeed Mike Tsai
- Xilinx announces new DSP division, industry veteran Omid Tahernia named Vice President and General Manager
- Xilinx Appoints Executive VP & General Manager to Lead Advanced Platforms Group
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack