Silicon Topology Joins TSMC Design Center Alliance (DCA)
Hsinchu, Taiwan, June 16, 2022 - Silicon Topology, a Taiwan-based leading ASIC/SoC physical layout design service provider, today announced that it has joined the Design Center Alliance (DCA) of TSMC’s Open Innovation Platform® (OIP). Silicon Topology specializes in analog, mixed-signal, memories, and RF circuit layout services and is experienced with TSMC’s industry-leading process technologies, including 7nm, 5nm, 4nm, and 3nm technologies, as well as TSMC’s specialty technologies.
Focusing on ASIC physical layout services for over 25 years, Silicon Topology has accumulated comprehensive experience in many different areas, from high-speed interface IPs such as SerDes, DDR PHY to RF Tx/Rx, high precision ADC, low power oscillator, power management IC, drivers IC, and various memory design applications. The company has 200 layout experts located in support service centers in Taiwan, San Jose, Tokyo, and Nanjing to serve global customers more effectively with local resources.
“Silicon Topology has joined our Design Center Alliance to address the growing demand for high-quality chip designs using TSMC’s industry-leading technologies,” said Suk Lee, Vice President of the Design Infrastructure Management Division at TSMC. “As a valuable ecosystem partner, Silicon Topology has helped our mutual customers with its extensive IC layout services and expertise that enabled them to launch their differentiated products quickly to the market.”
“Thanks to the long-term cooperation with TSMC, Silicon Topology has been continuously enhancing our layout capabilities and resources to support TSMC’s industry-leading technologies,” said Sean Lin, CEO of Silicon Topology. “We are proud to join TSMC’s Design Center Alliance to provide our mutual customers with professional, value-added layout services to speed up the time-to-market of their products.”
About Silicon Topology
Founded in 1995, Silicon Topology provides integrated circuit layout design services, specializing in the physical layout design of analog integrated circuits. Silicon Topology has over two hundred well-trained and experienced layout engineers. We, as a team, strive for high-quality customer-centric service by providing the most professional offerings while customizing client needs. For more information, please visit https://stlayout.com
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- VIP for Compute Express Link (CXL)
- HBM4 Controller IP
Related News
- EnSilica joins TSMC Design Center Alliance
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC to Open EU Design Center in Munich in Q3
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
Latest News
- TSMC to Lead Rivals at 2-nm Node, Analysts Say
- Energy-efficient RF power modules developed using SOI technology
- Quintauris Demonstrates RISC-V Innovation in Automotive at CES
- UMC Reports Sales for December 2025
- Tenstorrent unveiled its first-generation compact AI accelerator device designed in partnership with Razer™ today at CES 2026