Mentor and NXP Achieve Major Milestone in Silicon Test Partnership
– Mentor Graphics Corporation (NASDAQ: MENT) today announced that Mentor and NXP have reached a major milestone in the IC manufacturing test and yield analysis partnership announced last April. A manufacturing test flow that integrates the Mentor TestKompress® ATPG product has been released to NXP designers worldwide following a comprehensive development, integration and qualification project. The new flow is designed to meet NXP's requirements for test quality and provides the highest pattern compression available.
“This is the culmination of nearly eight months of close cooperation between NXP and the Mentor Consulting Division and DFT product teams, and demonstrates exactly the kind of mutual benefits we anticipated when we entered into the agreement,” said René Penning de Vries, senior vice president and chief technical officer, NXP Semiconductors. “Having met all the qualification criteria set out by NXP, our developers are confident that this flow will meet all their test requirements. In addition, NXP can now enjoy the benefits of a commercially supported environment with an aggressive technology roadmap.”
“This partnership works because we have a common vision of test requirements and technologies, and a huge mutual respect for our respective technical skills and experience,” said Joseph Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “We’re looking forward to new projects and an expanding relationship to meet the future challenges of advanced silicon testing.”
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- The UNH-IOL Approved as First Independent Test Lab for the MIPI Product Registry
- Synopsys Advances Test and Yield Analysis Solution for 7-nm Process Node
- Cadence Modus Test Solution Enables Support for Safety-Critical SoC Designs Using ARM MBIST Interface
- Imagination Technologies Adopts Synopsys STAR Memory System for Embedded Memory Test and Repair for New MIPS Processor
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology