Mentor and NXP Achieve Major Milestone in Silicon Test Partnership
– Mentor Graphics Corporation (NASDAQ: MENT) today announced that Mentor and NXP have reached a major milestone in the IC manufacturing test and yield analysis partnership announced last April. A manufacturing test flow that integrates the Mentor TestKompress® ATPG product has been released to NXP designers worldwide following a comprehensive development, integration and qualification project. The new flow is designed to meet NXP's requirements for test quality and provides the highest pattern compression available.
“This is the culmination of nearly eight months of close cooperation between NXP and the Mentor Consulting Division and DFT product teams, and demonstrates exactly the kind of mutual benefits we anticipated when we entered into the agreement,” said René Penning de Vries, senior vice president and chief technical officer, NXP Semiconductors. “Having met all the qualification criteria set out by NXP, our developers are confident that this flow will meet all their test requirements. In addition, NXP can now enjoy the benefits of a commercially supported environment with an aggressive technology roadmap.”
“This partnership works because we have a common vision of test requirements and technologies, and a huge mutual respect for our respective technical skills and experience,” said Joseph Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “We’re looking forward to new projects and an expanding relationship to meet the future challenges of advanced silicon testing.”
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- GUC PCIe 3 PHY IP & PLDA EP Controller Combo Passes Compliance Test
- Novatek Adopts Synopsys' Industry-First HDMI 2.1 with HDCP 2.2 Verification IP and Test Suite
- Synopsys Announces Industry's First Verification IP and Test Suites for Latest MIPI CSI-2 v2.0 and PHY Specifications
- Synopsys Delivers Verification IP and Test Suite for ARM AMBA 5 CHI Issue B Specification
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects