Silicon Logic Engineering Adds High-End FPGA Design Services
SLE Offers Customers Lower Front-End Costs and Shorter Design and Development Schedules
Eau Claire, Wisconsin - November 1, 2006 - Silicon Logic Engineering Inc. (SLE) a high-end ASIC design firm that specializes in complex, right-first-time ASIC and ASIC system designs has now added high-end FPGA design services to its service offering. Silicon Logic Engineering is the design services division of Tundra Semiconductor Corporation, the leader in System Interconnect.
Increasingly, technology product firms are capitalizing on the opportunity to lower front-end costs by using FPGA design. The development of new FPGA technology and designs, like complex ASIC designs, requires experienced engineers to take critical design considerations into account.
SLE's experienced engineers have designed over 35 high-end ASICs with right-first-time success using SLE's proprietary Think PhysicalTM process. The Think Physical process allows for FPGA designs to be ported to ASIC technology as market volumes justify it. This allows SLE customers to shorten product-to-market schedules and save money on design and front-end manufacturing costs, with a high degree of confidence that as the product matures, the FPGA design can be easily ported to an advanced ASIC.
"The SLE team applies its Think Physical process to leading-edge, complex FPGA designs to create efficient designs that work, on the product schedule that was specified. Customers that plan to initially launch a product design in FPGA and then migrate to the ASIC cycle as the product matures or increases volume, will realize significant cost savings and schedule savings with SLE's FPGA design services," said Jeff West, Vice President of Design Services at Tundra.
About Silicon Logic Engineering
Silicon Logic Engineering, Inc. (SLE) specializes in right-first-time design services that address all aspects of ASIC, FPGA and semiconductor system design services. SLE's proven and repeatable Think Physical™ design process, tools and semiconductor intellectual property reduce time-to-market and are provided by one of the most experienced VLSI design services teams in the industry. SLE is a division of Tundra Semiconductor Corporation (TSX:TUN). For more information about SLE, please visit www.siliconlogic.com.
Think PhysicalTM
SLE's Think Physical ASIC and FPGA design process allows SLE's team to accurately predict the effects that back-end process have on physical design closure. Combining the team's experience, knowledge, and databases, the engineers plan for these effects from the beginning, and implement the design to prevent or minimize the effects' impact on physical design closure. The process continues to evolve with today's latest technologies and EDA design tools and has delivered over 35 right-first-time complex VLSI designs.
About Tundra
Tundra Semiconductor Corporation (TSX:TUN) is the global leader in System Interconnect providing world-class support and leading edge semiconductor solutions to the world's foremost communications, networking, storage system, and information technology vendors. Consistently delivering on system level performance promises that reduce time to market, Tundra System Interconnect ensures market advantage in wireless infrastructure, storage networking, network access, military, industrial automation, and information technology applications. Silicon Logic Engineering, Inc. (SLE), Tundra's semiconductor design services division, offers industry-leading ASIC design services, semiconductor intellectual property and product development consulting. For more information, visit www.tundra.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- Tortuga Logic Appoints Andrew Dauman Vice President of Engineering to Oversee Product Development, R&D
- eInfochips provides SOC engineering services to Astera Labs in developing industry's first PCIe 4.0 & 5.0 Smart Retimer SoC.
- Achronix and Mobiveil Announce Partnership to Deliver High-Speed Controller IP and FPGA Engineering Services
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP