Silicon Hive announces two new Avispa processors
June 22, 2005
-- Silicon Hive has announced two new cores in the award-winning Avispa family. The new cores are the Avispa CH1 processor, a very high performance, programmable inner-receiver processor optimised for OFDM systems; and the Avispa IM1 processor, a fairly-general, high-performance, low-cost VLIW processor ideal for printing and imaging applications. Both cores are available immediately for licensing. The core's datasheets are available for downloading below:
- Avispa CH1 Datasheet
- Avispa IM1 Datasheet
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- CXL 3.0 Controller
- ECC7 Elliptic Curve Processor for Prime NIST Curves
Related News
- Silicon Hive Licenses Avispa Processor to Agere Systems
- NXP Ramps Automotive Processing Innovation with Two Processors on TSMC 16nm FinFET Technology
- Sondrel announces two new design contract wins plus two existing Design Consultancy contracts extended
- Philips' Silicon Hive to develop IP cores
Latest News
- AIStorm and DB HiTek Debut SpectroMic™ KWS—an 18uA Always-on Keyword-Spotting Solution Enabling IoT AI Voice Interaction
- SignatureIP Unveils Industry-Leading CXL 3.2 Solution for High-Performance Computing
- Synopsys and Ansys Provide Update Regarding Expected Timing of Acquisition Close
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards