Silicon Hive announces two new Avispa processors
June 22, 2005
-- Silicon Hive has announced two new cores in the award-winning Avispa family. The new cores are the Avispa CH1 processor, a very high performance, programmable inner-receiver processor optimised for OFDM systems; and the Avispa IM1 processor, a fairly-general, high-performance, low-cost VLIW processor ideal for printing and imaging applications. Both cores are available immediately for licensing. The core's datasheets are available for downloading below:
- Avispa CH1 Datasheet
- Avispa IM1 Datasheet
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Silicon Hive Licenses Avispa Processor to Agere Systems
- NXP Ramps Automotive Processing Innovation with Two Processors on TSMC 16nm FinFET Technology
- Sondrel announces two new design contract wins plus two existing Design Consultancy contracts extended
- Philips' Silicon Hive to develop IP cores
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions