Silicon Hive announces two new Avispa processors
June 22, 2005
-- Silicon Hive has announced two new cores in the award-winning Avispa family. The new cores are the Avispa CH1 processor, a very high performance, programmable inner-receiver processor optimised for OFDM systems; and the Avispa IM1 processor, a fairly-general, high-performance, low-cost VLIW processor ideal for printing and imaging applications. Both cores are available immediately for licensing. The core's datasheets are available for downloading below:
- Avispa CH1 Datasheet
- Avispa IM1 Datasheet
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- SD4.x UHSII
Related News
- Silicon Hive Licenses Avispa Processor to Agere Systems
- NXP Ramps Automotive Processing Innovation with Two Processors on TSMC 16nm FinFET Technology
- Sondrel announces two new design contract wins plus two existing Design Consultancy contracts extended
- Philips' Silicon Hive to develop IP cores
Latest News
- Alphacore is gearing up for a high-impact presence at the 2025 Diminishing Manufacturing Sources and Material Shortages & Parts Management Consortium
- SpaceX Acquires Akoustis’s IP, Murata and RadRock Dominate Q2 2025 RF Front-End Patent Activity
- The TekStart Group Enters into Distribution Agreement with Techno Mathematical to Promote Advanced Hardware and Software CODEC Solutions
- Alchip Introduces 2nm Design Platform
- Arteris Selected by Whalechip for Near-Memory Computing Chip