Silicon Hive Licenses Avispa Processor to Agere Systems
Eindhoven, The Netherlands, August 04, 2005 - Silicon Hive today announced that it has licensed its AVISPA processor to Agere Systems for use in future Agere semiconductor system-on-a-chip (SoC) products.
Silicon Hive’s technology will be instrumental in enabling Agere to accelerate its product deliveries, offer more flexible and diverse product features, and adhere more easily and economically to changing industry standards.
The AVISPA family of processors, winner of the 2003 “Best Soft-IP Processor Core” award given by In-Stat, elevates the concept of Very-Long Instruction Word (VLIW) to a new level. Several dozen operations can be executed every cycle in an AVISPA, fully under compiler control, and at a fraction of the gate-count of traditional processors. AVISPA processors rival hard-wired logic in both silicon efficiency (MOPS/mm2) and computational efficiency (MOPS/mW), with the added benefit of C-level programmability.
“We’re excited about working with Agere to help them build next generation SoCs with minimal risk,” said Dr. Geoffrey Burns, Silicon Hive’s Director of Product Management.
About Silicon Hive
Silicon Hive is a worldwide supplier of semiconductor intellectual property. The company designs, builds and sells application-specific solutions for communications and media processing; tuned processor cores; and program development tools with application libraries. Silicon Hive products enable semiconductor companies to make fully programmable System-on-Chips (SoCs). The patented technology has been matured over a 10 years period at Philips Research. Silicon Hive belongs to the portfolio of the Philips Technology Incubator and is a fully owned business of Philips Electronics N.V.
Silicon Hive’s technology will be instrumental in enabling Agere to accelerate its product deliveries, offer more flexible and diverse product features, and adhere more easily and economically to changing industry standards.
The AVISPA family of processors, winner of the 2003 “Best Soft-IP Processor Core” award given by In-Stat, elevates the concept of Very-Long Instruction Word (VLIW) to a new level. Several dozen operations can be executed every cycle in an AVISPA, fully under compiler control, and at a fraction of the gate-count of traditional processors. AVISPA processors rival hard-wired logic in both silicon efficiency (MOPS/mm2) and computational efficiency (MOPS/mW), with the added benefit of C-level programmability.
“We’re excited about working with Agere to help them build next generation SoCs with minimal risk,” said Dr. Geoffrey Burns, Silicon Hive’s Director of Product Management.
About Silicon Hive
Silicon Hive is a worldwide supplier of semiconductor intellectual property. The company designs, builds and sells application-specific solutions for communications and media processing; tuned processor cores; and program development tools with application libraries. Silicon Hive products enable semiconductor companies to make fully programmable System-on-Chips (SoCs). The patented technology has been matured over a 10 years period at Philips Research. Silicon Hive belongs to the portfolio of the Philips Technology Incubator and is a fully owned business of Philips Electronics N.V.
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- Silicon Hive announces two new Avispa processors
- Agere Systems expands licensing agreement with Silicon Hive for HiveFlex processors
- Sophgo Licenses SiFive RISC-V Processor Cores to Drive High-Performance AI Computing Innovation
Latest News
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program