SiFive Appoints VP to Growing SoC IP Group
SAN MATEO, Calif. -- Nov. 16, 2018 -- SiFive, the leading provider of commercial RISC-V processor IP, today announced the appointment of Mohit Gupta as vice president of SoC IP. Mohit will play a key role in leadership and business development of the company's SoC IP portfolio, including the DesignShare program, an IP ecosystem which has been instrumental in lowering the cost of bringing chips from design to silicon realization. He will report to Shafy Eltoukhy, senior vice president and general manager of SiFive's Custom SoC Division.
"SiFive's SoC IP, and its popular DesignShare program, has contributed significantly to the entire semiconductor ecosystem by leveling the playing field and democratizing access to custom silicon, which previously was not possible due to upfront IP cost," said Mohit. "I'm very proud to be joining this team as we work toward expanding innovation through shared knowledge and innovation."
Mohit has extensive expertise in semiconductor IP across product marketing, business development and engineering. He recently served as senior director of product marketing for the high speed SerDes and interface IP cores portfolio at Rambus. Prior to that, he was the director of ASIC IP development at Open-Silicon, a SiFive company, where he was instrumental in managing various SoC/ASIC and IP projects. Mohit has also held various positions in design and applications engineering at Infineon Technologies and STMicroelectronics.
"Mohit brings a deep understanding of the SoC IP ecosystem, as well as a reputation for business development and strong IP partner engagement," said Shafy Eltoukhy SVP and GM of SiFive's Custom SoC Division. "His experience and leadership will be instrumental in fostering the continued growth and expansion of our DesignShare program and continuing the mission of our SoC IP growth to meet the high quality and reliability expectations of our customers and ecosystem partners."
Mohit earned an executive MBA degree from the Indian Institute of Management in Calcutta, India. He also holds a master's degree in microelectronics from the Birla Institute of Technology and Science in India, and a bachelor's degree in electronics and communication from Thapar University in India.
About SiFive
SiFive is the leading provider of market-ready processor core IP, development tools and silicon solutions based on the free and open RISC-V instruction set architecture. Led by a team of seasoned silicon executives and the RISC-V inventors, SiFive helps SoC designers reduce time-to-market and realize cost savings with customized, open-architecture processor cores, and democratizes access to optimized silicon by enabling system designers in all market verticals to build customized RISC-V based semiconductors. SiFive is located in Silicon Valley and has backing from Sutter Hill Ventures, Spark Capital, Osage University Partners, Chengwei, Huami, SK Hynix, Intel Capital, and Western Digital. For more information, visit www.sifive.com.
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- ESWIN Computing Pairs SiFive CPU, Imagination GPU and In House NPU in Latest RISC-V Edge Computing SoC
- Arteris and SiFive Partner to Accelerate RISC-V SoC Design of Edge AI Applications
- SiFive and Arkmicro Accelerate RISC-V Adoption in Automotive Electronics with SiFive's Automotive IP for the High-end SoC Market
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
Latest News
- Tata Elxsi and Synopsys Collaborate to Accelerate Software-Defined Vehicle Development through Advanced ECU Virtualization Capabilities
- Arasan Announces immediate availability of its Total IP for Embedded USB2 (eUSB2) with Controller and PHY
- IC’Alps Joins GlobalFoundries GlobalSolutions™ Ecosystem to Accelerate ASIC Development
- Lossless Data Compression Webinar: Choosing Algorithms and IP Core Accelerators
- Akeana kicks off business development program with Intralink in China