Sankalp Semiconductor to present technical paper at CDNLive Bangalore
Bangalore, India - September 5, 2018 - Sankalp Semiconductor a design service company offering comprehensive digital & mixed signal SoC solutions, will be presenting paper at CDNLive India 2018 during 6th & 7th September. The selected paper talks in depth on the “Automated Test Case Creation for Design Rule Deck Validation (DRDV)”. The paper will cover the following key points
- PDK and its validation process
- Rule deck validation flows
- Automation that we have developed for rule deck verification.
When: From 3:00 PM to 3:30 PM on 6th September 2018
Where: Radisson Blu Hotel, Bengaluru, India
Contact: marcom@sankalpsemi.com
About CDNLive
CDNLive India 2018 brings together Cadence® technology users, developers, and industry experts for networking, sharing best practices on critical design and verification issues, and discovering new techniques for designing advanced silicon, SoCs, and systems.
https://www.cadence.com/content/cadence-www/global/en_US/home/cdnlive/india-2018.html
Related Semiconductor IP
- HiFi iQ DSP
- CXL 4 Verification IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
Related News
- Sankalp Semiconductor to present technical paper at CDNLive Bangalore
- Open-Silicon to Showcase Breadth of ASIC Solutions at CDNLive 2016, Bangalore, India
- Sankalp Semiconductor Opens Second Design Centre in Bangalore
- Rambus Opens Design Center In Bangalore, India
Latest News
- A new CEO, a cleared deck: Is Imagination finally ready for a deal?
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance
- Arteris Network-on-Chip Technology Achieves Deployment Milestone of 4 Billion Chips and Chiplets