Sankalp Semiconductor to Exhibit at Design Automation Conference - 2018
To Demonstrate Automated Analog Validation Services Platform - SAVE
Sunnyvale, CA –5th June, 2018 - Sankalp Semiconductor, a design service company offering comprehensive digital & mixed signal SoC services and solutions, will be exhibiting at DAC from 25-27th June in Moscone, San Francisco. Sankalp offers services and solutions to its customers in key semiconductor domains including digital, analog, mixed signal, custom layout, standard cell development, IO, memory, IP migration services and PDK development. Sankalp Semiconductor provides services and solutions to develop Application Specific SoC (ASoCs) for variety of applications.
Sankalp Semiconductor at the booth will also be showcasing Sankalp Automatic Validation Environment (SAVE). Sankalp Automatic Validation Environment allows in testing and validating various Analog Design. SAVE is an automated validation platform for comprehensive testing allowing huge savings on the testing time.
When: 25-27th June from 10:00 am to 6:00 pm
Location: Moscone, San Francisco, CA
Booth#: 2457
To set-up a Meeting, please send us an email at marcom@sankalpsemi.com
For more information on conference, please visit https://dac.com/
About Sankalp Semiconductor
Sankalp Semiconductor offers an integrated portfolio of services and solutions to its customers in key semiconductor domains including digital, analog, high-speed physical interface IP, Embedded Memory Compiler and EDA modelling. Sankalp Semiconductor is a preferred semiconductor design service partners to multiple Fortune 500 companies in the Automotive, Consumer Electronics, Industrial IoT and Medical electronics space. The company enables its customers achieve their time-to-market window by delivering first pass silicon designs and engage with product engineering teams across the globe to design System-on-Chip. Sankalp Semiconductor is based in Sunnyvale, California, with offices in USA, India, Canada, Germany and Malaysia. www.sankalpsemi.com
Related Semiconductor IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
Related News
- Sankalp Semiconductor to Exhibit at DAC 2017
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC China 2018
- Sankalp Semiconductor to Exhibit at Taiwan Innotech Expo 2018
- Meet the DSP Algorithmic Experts at DAC 2005; AccelChip Focuses on DSP Solutions in Booth 1000
Latest News
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- Faraday Delivers IP Solutions to Enable Endpoint AI Based on UMC’s 28nm SST eFlash
- AiM Future Partners with Metsakuur Company to Commercialize NPU-Integrated Hardware