Samsung Completes Qualification of 8nm LPP Process
8nm LPP is now ready for production, targeting high performance applications
Korea -- October 18, 2017 -- Samsung Electronics, a world leader in advanced semiconductor technology, announced today that 8-nanometer (nm) FinFET process technology, 8LPP (Low Power Plus), has been qualified and is ready for production.
The newest process node, 8LPP provides up to 10-percent lower power consumption with up to 10-percent area reduction from 10LPP through narrower metal pitch. 8LPP will provide differentiated benefits for applications including mobile, cryptocurrency and network/server, and is expected to be the most attractive process node for many other high performance applications.
As the most advanced and competitive process node before EUV (extreme ultra violet) is employed at 7nm, 8LPP is expected to rapidly ramp-up to the level of stable yield by adopting the already proven 10nm process technology.
“With the qualification completed three months ahead of schedule, we have commenced 8LPP production,” said Ryan Lee, Vice President of Foundry Marketing at Samsung Electronics. “Samsung Foundry continues to expand its process portfolio in order to provide distinct competitive advantages and excellent manufacturability based on what our customers and the market require.”
“8LPP will have a fast ramp since it uses proven 10nm process technology while providing better performance and scalability than current 10nm-based products” said RK Chunduru, Senior Vice President of Qualcomm.
Details of the recent update to Samsung’s foundry roadmap, including 8LPP availability and 7nm EUV development, will be presented at the Samsung Foundry Forum Europe on October 18, 2017, in Munich, Germany. The Samsung Foundry Forum was held in the United States, South Korea and Japan earlier this year, sharing Samsung’s cutting-edge process technologies with global customers and partners.
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- Post-Quantum ML-KEM IP Core
- MIPI SoundWire I3S Manager IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
Related News
- Cadence EMX 3D Planar Solver Certified for Samsung Foundry 8nm LPP Process Technology
- Perceptia Begins Port of pPLL03 to Samsung 8nm Process Technology
- Analog Bits to Demonstrates Low Latency PCIe/CXL Gen 5 on Samsung 8nm at SAFE Forum 2021
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP cores with Superfast speed and High-power efficiency for lag-less data processing is Silicon Proven and available in 8nm LPP for licensing
Latest News
- Rambus Reports Third Quarter 2025 Financial Results
- Synopsys Spotlights Agentic AI, Accelerated Computing, and AI Physics at NVIDIA GTC Washington, D.C.
- Quintauris and HighTec EDV Systeme Join Forces to Advance RISC-V Ecosystem for Automotive
- GlobalFoundries Plans Billion-Euro Investment to Expand Chip Manufacturing in Germany
- Ceva and embedUR systems Partner to Launch ModelNova for NeuPro NPU Family, Expanding Edge AI Model Ecosystem