S1 Core updated to OpenSPARC T1 version 1.5
September 10, 2007 -- One year after the first release, Simply RISC has updated the S1 Core design to make use of version 1.5 of the Verilog sources contained into the OpenSPARC T1 environment released by Sun Microsystems.
The environment has been updated too, and now it contains scripts that support the use of three different "flavors" of the S1 Core:
S1 Core version | Mnemonic | Description | Spartan-3E Area (*) | Virtex-5 Area (**) |
---|---|---|---|---|
S1 Core EE | Elite Edition | Four threads, usual 16K+8K L1 caches | 104K LUTs | 60K LUTs |
S1 Core SE | Single-thread Edition | One thread, usual 16K+8K L1 caches | 69K LUTs | 40K LUTs |
S1 Core ME | Memory-less Edition | One thread, no L1 caches | 52K LUTs | 37K LUTs |
(*) Number of 4 input LUTs on Spartan-3E devices, pre-Place-and-Route, obtained with provided push-button script
(**) Number of Slice LUTs on Virtex-5 devices, pre-Place-and-Route, obtained with provided push-button script
The numbers above clearly show that the S1 Core will not fit into any existing Spartan device; if you really plan to use FPGA technology you might consider using a Virtex 4 or 5 device with at least 100K LUTs.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Simply RISC ships the S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor released by Sun Microsystems
- S1 Core, a 64-bit Wishbone-compliant CPU Core based upon the OpenSPARC T1 microprocessor, easily synthesized for Virtex-4
- Sun Microsystems Launches OpenSPARC Project - Ignites New Open Source Community for Breakthrough UltraSPARC T1 Processor
- ARM Launches Keil MDK-ARM Version 5
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack