RFEL's Mixed Radix cores, adaptable for next generation 3GPP LTE base station applications
However, the building of a highly efficient design requires a lot more than the simple combination of these different length DFTs. The efficiency is achieved through a variety of techniques including complex resource-sharing, twiddle-less DFT combination, efficient twiddle factor generation and efficient complex data re-ordering between radices.
RF Engines Limited (RFEL), the supplier of high performance FPGA-based solutions, is a world leader in the creation of mixed radix cores and have implemented numerous designs for applications in communications and defence systems.
John Summers, RFEL's CEO, explained, "Mixed Radix FFT designs are very difficult particularly where a highly efficient design is required. We've been specialising in FFT technologies for a number of years now and have highly efficient mixed radix solutions available that already have been successfully tested by some of the world's leading basestation manufacturers."
The exact specifications for 3GPP LTE have yet to be ratified, but it's been clear for sometime that mixed radix FFTs will form a fundamental element of the design, and so putting RFEL in a leadership position of being able to provide solutions immediately from its portfolio of licensable IP.

Example of a 1872 Point Mixed Radix Architecture
RF Engines Ltd.
For further information, please see the website at www.rfel.com or contact RF Engines at Innovation Centre, St Cross Business Park, Newport, Isle of Wight, PO30 5WB, Great Britain. Tel +44 (0) 1983 550330. E-mail info@rfel.com
Related Semiconductor IP
Related News
- CEVA and Mindspeed to Demonstrate Real-World LTE Small Cell Base Station Technology at 4G World
- ZTE Corporation Licenses CEVA-XC DSP for LTE TDD/FDD Base Station and Network Infrastructure
- Xilinx Releases Industry's First Complete Digital Front-End Design to Accelerate Development of 3GPP LTE Radios for Wireless Base Stations
- Motorola Adopts Mentor Graphics FormalPro for Verification of Multi-million Gate Cellular Base Station ASICs
Latest News
- Frontgrade Gaisler and DELTATEC Enable Advanced Space Computing Across Multiple Missions
- Codasip announces strategic licensing agreement with EnSilica for its CHERI-enabled embedded CPU from the 700 family
- proteanTecs and Akeana Announce Joint Initiative to Drive Next-Generation RISC-V Processor Performance
- NanoIC adds advanced SRAM memory macros to its N2 pathfinding PDK
- EagleChip Selects CAST TSN IP Core to Enhance Advanced Intelligent Control SoC