Red Hat Drives FPGAs, ARM Servers
FPGA summit set for March
Rick Merritt, EETimes
2/12/2016 07:50 AM EST
SANTA CLARA, Calif.—FPGA vendors and users will meet next month in an effort to define a standard software interface for accelerators. The meeting is being convened by Red Hat’s chief ARM architect, who gave an update (Wednesday) on efforts to establish ARM servers.
“There’s a trend towards high-level synthesis so an FPGA programmer can write in OpenCL up front but the little piece that’s been ignored is how OpenCL talks to Linux,” said Jon Masters, speaking at the Linley Data Center event here.
OS companies don’t ship drivers for OpenCL, so software developers need to understand the intimate details of the FPGA as well as the Linux kernel to make the link. Often it also involves developing a custom direct-memory access engine and fine tuning Java libraries.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- ARM, Red Hat and AppliedMicro Aim to Develop Disruptive 64-bit Server Platform
- Red Hat Launches ARM Partner Early Access Program for Partner Ecosystem
- SiFive Collaborates with Red Hat to Support Red Hat Enterprise Linux for RISC-V
- Red Hat<sup><font size=-1>®</font></sup> to Deliver GNUPro<sup><font size=-1>©</font></sup> Tools for Altera Excalibur<sup><font size=-1>TM</font></sup> Embedded Processor Solutions
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects