Rambus Signs License Agreement with Gemalto to Protect Against Side-Channel Attacks
Agreement provides access to DPA Countermeasures portfolio
SUNNYVALE, California – February 14, 2018 – Rambus Inc. (NASDAQ: RMBS) today announced that it has signed a patent license agreement with Gemalto, a global leader in digital security. The agreement covers the use of Rambus patents covering Differential Power Analysis (DPA) Countermeasures, which protect devices and integrated circuits against DPA and other related side-channel attacks. Specific terms of the agreement are confidential.
“We are pleased to collaborate with Gemalto to provide the key technology elements critical for the protection of sensitive keys and data,” said Bret Sewell, senior vice president and general manager of the Rambus Security Division.
DPA countermeasures, developed by Rambus Cryptography Research, consist of a broad range of software, hardware and protocol techniques that protect devices from side-channel attacks and are implemented in tamper-resistant products used in a variety of applications.
For additional information on DPA Countermeasures, visit www.rambus.com/security/dpa-countermeasures/.
Related Semiconductor IP
- Programmable Root of Trust With DPA and FIA for US Defense
- Fast Public Key Engine with DPA or with DPA and FIA
- Fast Quantum Safe Engine for ML-KEM (CRYSTALS-Kyber) and ML-DSA (CRYSTALS-Dilithium) with DPA
- DPA- and FIA-resistant Ultra Low Power FortiCrypt AES IP core
- DPA- and FIA-resistant Ultra High Bandwidth FortiCrypt AES IP core
Related News
- Agile Analog and Silex Insight form partnership to offer combined analog and digital IP solutions to provide advanced security and protection against side-channel attacks (SCA) for chip manufacturers
- Cryptography Research and Actel Announce License Agreement Enhancing Security of Actel FPGAs by Protecting Against Side-Channel Attacks
- Inside Secure delivers Application Protection to defend against malicious attacks on Android Java devices
- MoSys adds soft-error protection, correction to 1-transistor SRAM for 'free'
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing