Rambus Completes Acquisition of AnalogX
Expands PCIe® 5.0 and 32G Multi-protocol SerDes with ultra-low power interface IP
SAN JOSE, Calif. – July 6, 2021 – Rambus Inc. (NASDAQ: RMBS), a provider of industry-leading chips and silicon IP making data faster and safer, today announced the completion of the acquisition of AnalogX. With this acquisition, Rambus augments its family of PCIe 5.0 and 32G Multi-protocol PHYs with SerDes technology specifically built for ultra-low power and very low latency. In addition, AnalogX interface IP enhances the Rambus roadmap for PAM4-based PCIe 6.0 and CXL™ 3.0 solutions and provides key building blocks for the CXL Memory Initiative.
“We are excited to welcome the AnalogX team to the Rambus family,” said Luc Seraphin, president and CEO of Rambus. “Their technology and expertise are an ideal fit for Rambus and accelerate our roadmap for next-generation data center interconnect solutions.”
Although this transaction will not materially impact 2021 financial results due to the timing of close and acquisition accounting, Rambus expects this acquisition to be accretive in 2022.
For more information, visit rambus.com/analogx.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Rambus to Acquire AnalogX, Accelerating Next-Generation Data Center Interface Solutions
- Rambus Completes Acquisition of PLDA
- Rambus Completes Acquisition of Hardent
- AnalogX Launches Ultra Low Power Interconnect SerDes IP Portfolio to Fuel Next-Generation I/O Connectivity
Latest News
- Qualitas Semiconductor Secures Strategic IP Licensing Agreement for MIPI Solutions
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Weebit Nano Q2 FY26 Quarterly Activities Report
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- AMIQ EDA Gives AI Agents Access to Essential Design and Verification Data