Quad patterning a possibility at 10nm, says TSMC
Rick Merritt, EETimes
10/30/2012 3:31 PM EDT
SANTA CLARA, Calif. – Quad patterning may be needed for 10-nm process technology if extreme ultraviolet (EUV) lithography is not ready in 2015 or so when Taiwan Semiconductor Manufacturing Co. expects to start early production of the technology.
That’s the view expressed by Jack Sun, chief technologist at TSMC, in a brief interview after his keynote at the ARM TechCon here Tuesday (Oct. 30). Sun said quad patterning--four passes through a lithography stepper using four different masks--was one of several options TSMC is exploring as it works on path finding for the process.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
Related News
- Sofics releases its ESD technology on TSMC 3nm process
- eMemory's Security-Enhanced OTP Qualifies on TSMC N4P Process, Pushing Forward in High-Performance Leading Technology
- Credo Launches 112G PAM4 SerDes IP for TSMC N3 Process Technology
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
Latest News
- Silvaco Completes Acquisition of Mixel Group, Inc. a Provider of Low-Power, High-Performance Mixed-Signal Connectivity IP Solutions
- Rapidus adopts Teamcenter for Semiconductor Lifecycle Management
- Q4 FY25 Quarterly Activities Report: Weebit Nano well-positioned to achieve 2025 commercial targets
- SiMa.ai Raises $85M to Scale Physical AI, Bringing Total Funding to $355M
- Armv9 and CSS Royalties Drive Growth in $1bn Arm Q1 Earnings